Fully-passive switched-capacitor techniques for high performance SAR ADC design by Guo, Wenjuan, Ph. D. in electrical and computer engineering
Copyright
by
Wenjuan Guo
2016
The Dissertation Committee for Wenjuan Guo
certifies that this is the approved version of the following dissertation:
Fully-Passive Switched-Capacitor Techniques for High
Performance SAR ADC Design
Committee:
Nan Sun, Supervisor
Michael Orshansky
Ahmed H. Tewfik
T. R. Viswanathan
Rachel A. Ward
Fully-Passive Switched-Capacitor Techniques for High
Performance SAR ADC Design
by
Wenjuan Guo, B.E.
DISSERTATION
Presented to the Faculty of the Graduate School of
The University of Texas at Austin
in Partial Fulfillment
of the Requirements
for the Degree of
DOCTOR OF PHILOSOPHY
THE UNIVERSITY OF TEXAS AT AUSTIN
May 2016
Dedicated to my parents, sister, and husband.
Acknowledgments
Five years ago, when I first set my foot on this land which was completely
strange to me, I knew the future would be a long and tough journey. But I never
guessed how far I would travel and how many people would guide me along the
way. It is due to these people that all the ups and downs, backs and forths I went
through become such beautiful memories that I will keep in mind forever. For me,
this thesis is more like a memoir of the days and nights when we worked together
than a pure summary of my research.
First of all, like every student, I owe an irredeemable debt to my supervisor,
Dr. Nan Sun. He is not only a teacher giving me knowledge and advice, but also a
friend who always stands by my side and fully supports me. Without his guidance
and support, this thesis and all my research would have not been possible. I would
also like to express my sincere gratitude to my committee members, Dr. Michael
Orshansky, Dr. Ahmed H. Tewfik, Dr. T. R. Viswanathan and Dr. Rachel A. Ward
for their valuable time and critical comments. I would like to thank my manager,
Ms. Tsedeniya Abraham and my mentor, Dr. Chintan Trehan when I was doing
co-op in Texas Instruments. Working with them not only improves my professional
skills but also builds up my confidence of expressing myself and communicating
with others. I am also greatly indebted to Ms. Laura Herriott who endowed me
with 2014-2016 Texas Instrument Fellowship. It is due to no worry on finances that
v
I can completely devote myself to study and research. Another important person
I have to thank is my partner, Youngchun Kim. Thank him for leading me into
the field of Compressive Sensing. I would also like to thank my labmates, Kareem
Ragab, Dr. Arindam Sanyal, Yeonam Yoon, Long Chen, Shaolan Li, Xiyuan Tang,
Sungjin Hong and Jeonggoo Song for making my PhD life full of happiness and
joy.
Whenever it is, family is my strongest reliance. However, to realize my
dreams, I have to be away from from my parents, sister, and husband. With my
sorry, I greatly appreciate their sacrifices and support, which motivates me to work
harder. I especially thank my dear husband, Dr. Yuankai Yue, who encourages
me and accompanies me through all the difficulties. At this moment, I am full of
gratitude to all the people who give me assistance along the way. You make me one
step closer to reuniting with my family. Thank you.
vi
Fully-Passive Switched-Capacitor Techniques for High
Performance SAR ADC Design
Wenjuan Guo, Ph.D.
The University of Texas at Austin, 2016
Supervisor: Nan Sun
In recent years, SAR ADC becomes more and more popular in various low-
power applications such as wireless sensors and low energy radios due to its circuit
simplicity, high power efficiency, and scaling compatibility. However, its speed is
limited by its successive approximation procedures and its power efficiency greatly
reduces with the ADC resolution going beyond 10 bit. To address these issues, this
thesis proposes to embed two techniques: 1) compressive sensing (CS) and 2) noise
shaping (NS) to a conventional SAR ADC. The realization of both techniques are
based on fully-passive switched-capacitor techniques.
CS is a recently emerging sampling paradigm, stating that the sparsity of a
signal can be exploited to reduce the ADC sampling rate below the Nyquist rate.
Different from conventional CS frameworks which require dedicated analog CS
encoders, this thesis proposes a fully-passive CS-SAR ADC architecture which only
requires minor modification to a conventional SAR ADC. Two chips are fabricated
vii
in a 0.13 µm process to prove the concept. One chip is a single-channel CS-SAR
ADC which can reduce the ADC conversion rate by 4 times, thus reducing the
ADC power by 4 times. In many wireless sensing applications, multiple ADCs are
commonly required to sense multi-channel signals such as multi-lead ECG sensing
and parallel neural recording. Therefore, the other chip is a multi-channel CS-SAR
ADC which can simultaneously convert 4-channel signals with a sampling rate of
one channel’s Nyquist rate. At 0.8 V and 1 MS/s, both chips achieve an effective
Walden FoM of around 5 fJ/conversion-step.
This thesis also proposes a novel NS SAR ADC architecture that is simple,
robust and low power for high-resolution applications. Compared to conventional
∆Σ ADCs, it replaces the power-hungry active integrator with a passive integrator
which only requires one switch and two capacitors. Compared to previous 1st-
order NS SAR ADC works, it achieves the best NS performance and can be easily
extended to 2nd-order. A 1st-order 10-bit NS SAR ADC is fabricated in a 0.13 µm
process. Through NS, SNDR increases by 6 dB with OSR doubled, achieving a 12-
bit ENOB at OSR = 8. An improved version of a 2nd-order 9-bit NS SAR ADC
is designed and simulated in a 40 nm process. The SNDR increases by 10 dB with
OSR doubled, achieving a 14-bit ENOB at OSR = 16. At a bandwidth of 312.5
kHz, the Schreier FoM is 181 dB and the Walden FoM is 12.5 fJ/conversion-step,
proving that the proposed NS SAR ADC architecture can achieve high resolution
and high power efficiency simultaneously.
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Chapter 1
Introduction
Analog-to-digital converter (ADC) is an electronic integrated circuit which
transforms a signal from analog to digital form. Since most real-world signals are
analog, ADC is an essential component in modern electronic devices to provide a
link between the analog world of transducers and the digital world of signal pro-
cessing and data handling.
To define the performance of an ADC, there are two widely used figures of
merit (FoM). One is the Walden FoM calculated as,
FoMW =
P
2ENOB × 2×BW , (1.1)
where P is the ADC power consumption, ENOB is the effective number of bits
of an ADC, and BW is the signal bandwidth. The lower the FoMW is, the better
performance the ADC has. The other is the Schreier FoM caculated as,
FoMS = SNDR + 10 log10
BW
P
, (1.2)
where SNDR measures the signal to noise and distortion ratio which can be trans-
lated into ENOB as,
1
Figure 1.1: ADC performance comparisons in terms of different architectures.
ENOB =
SNDR− 1.76
6.02
. (1.3)
Opposite to the FoMW , a higher FoMS means a better ADC performance.
Based on (1.1) and (1.2), with the ADC power doubled, FoMW increases by
6 dB while FoMS reduces by 3 dB. Therefore, FoMW is more sensitive to power
than FoMS . For thermal-noise limited design whose power quadruply increases
with SNR, FoMS is a more fair metric than FoMW . Although FoMW and FoMS
have different considerations, both of them are determined by three factors, ADC
power, ENOB and the signal bandwidth. In the literature, there are various types of
ADC architectures giving different performances. The optimum choice of an ADC
depends on the target application. [de la Rosa et al. [2015]] makes a summary on
performance comparisons of state-of-the-art ADC works in terms of different archi-
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Figure 1.2: SAR ADC architecture.
tectures, which is shown in Figure 1.1. As can be seen, successive approximation
register (SAR) ADCs achieves the best power efficiency at low/medium resolution.
The main reason is that most circuits of a SAR ADC are digital, making it very
amenable to technology scaling. Therefore, with the feature sizes of CMOS de-
vices scaled down, SAR ADCs are becoming more and more popular with all kinds
of low-power applications such as wireless sensors and low energy radios [Verma
and Chandrakasan [2007]; Harpe et al. [2011]].
As shown in Figure 1.2, a SAR ADC mainly consists of four blocks:
1. A sample and hold (S/H) circuit that acquires the input voltage Vin.
2. A switched-capacitor (SC) digital-to-analog converter (DAC) array that out-
puts internal DAC voltages VDAC to successively approximate Vin in a binary
search fashion.
3. A comparator that compares Vin with VDAC .
3
4. A SAR logic circuit that stores the comparator results and feeds them back to
the DAC array.
In real implementation, the S/H circuit can be embedded into the SC DAC
array. Although the SAR ADC architecture is simple and power-efficient, it still
faces with the following bottlenecks:
1. An N -bit SAR ADC generally requires N comparison cycles and the next
cycle will not start until the current cycle finishes. Figure 1.3 shows an exam-
ple of a 4-bit SAR conversion. Therefore, it is very difficult for a SAR ADC
to reach both high-speed and high-resolution.
2. A SAR ADC requires all the sub-blocks to be as accurate as the target resolu-
tion. As the target resolution goes beyond 10-bit, its power efficiency quickly
diminishes due to its tight requirement on comparator noise. Moreover, the
exponentially increasing capacitor DAC array not only costs large chip area
and power, but also makes it difficult to drive.
The goal of this dissertation is to propose novel techniques to address the
issues above. Two main techniques are proposed here (Figure 1.1). One is to em-
bed compressive sensing (CS) into a SAR ADC to reduce the ADC sampling rate
below the Nyquist rate, thus reducing the speed and power requirements of a SAR
ADC for a fixed signal bandwidth. CS is a recently emerging sampling paradigm
for sparse signals [citeCandes2006,Donoho2006]. Different from the conventional
Shannon-Nyquist theorem that requires the ADC sampling rate to be at least twice
4
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Figure 1.3: 4-bit SAR conversion.
the signal bandwidth (Nyquist rate), CS states that the ADC sampling rate should
be determined by the information rate of a signal rather than the maximum fre-
quency. Therefore, for a sparse signal whose spectrum does not occupy the whole
bandwidth, the ADC sampling rate can be greatly reduced. As a matter of fact,
most natural signals are sparse in certain domain such as audio , image, and biol-
ogy [Plumbley et al. [2010]; Elad and Aharon [2006]; Allstot et al. [2010]], imply-
ing that the proposed CS-SAR ADC can be extensively used in low-power sensing
applications. Although CS has been exploited in prior works to reduce the ADC
sampling rate, most of them require a dedicated CS encoder consisting of analog
multipliers and active integrators, thus limiting the total power and area savings
brought by CS [Kirolos et al. [2006]; Laska et al. [2007]; Ragheb et al. [2008];
Tropp et al. [2010]; Chen et al. [2011, 2012a]; Yoo et al. [2012a,b]; Gangopadhyay
et al. [2014]; Mishali and Eldar [2010]; Mishali et al. [2011]]. By contrast, the
proposed technique does not require a separate CS encoder, but directly embeds CS
into a conventional SAR ADC with minor additive hardware cost.
5
The other technique is to embed noise shaping (NS) into a SAR ADC to use
a low-resolution ADC for a high ENOB. Although NS lays the foundation for con-
ventional ∆Σ ADCs, its realization in a conventional ∆Σ ADC requires OTA-based
integrators which are power hungry and scaling unfriendly [Kim et al. [2008]; Pun
et al. [2007]]. This has motivated the development of voltage-controlled oscillators
(VCO)-based ∆Σ ADCs that use VCO as integrators [Rao et al. [2014]; Park and
Perrott [2009]]. However, VCO performs a voltage-to-phase/frequency conversion,
which is nonlinear and sensitive to process-voltage-temperature (PVT) variations.
By contrast, the proposed NS-SAR ADC uses passive integrators which only re-
quire one switch and two capacitors. The NS performance relies on the matching
between these two capacitors, and thus is immune to any PVT variation.
The common merits of the proposed two techniques are simple and fully-
passive. Only minor modifications are made to a conventional SAR ADC so that the
power efficiency of a SAR ADC is kept while its performance is highly improved.
To validate the effectiveness of the proposed techniques, three chips are fabricated
in a 0.13µm CMOS process. Chip 1 is a single-channel CS-SAR ADC for low-
power wireless sensors. Chip 2 is an extensive work of Chip 1 that uses a single
CS-SAR ADC for simultaneous four-channel signal acquisitions. Chip 3 is a 1st-
order NS-SAR ADC which can reach both high resolution and low power. It can
also be easily extended to 2nd-order noise shaping, further improving the ADC
performance. The next 3 chapters focus on the details of each chip, respectively.
Chapter 5 concludes the dissertation.
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Chapter 2
Single-Channel Compressive Sensing SAR ADC
2.1 Background
Wireless sensor network (WSN) technologies are becoming ubiquitous in
modern society. Since 2011, the number of interconnected devices on the planet
has overtaken the actual number of people [Gubbi et al. [2013]]. The proliferation
of various sensing devices results in the generation of enormous amounts of data
which need to be stored, processed and communicated in a highly efficient way.
In the past, nearly all the signal acquisition protocols are dictated by the
Shannon-Nyquist sampling theorem: the sampling rate must be at least twice the
signal bandwidth (Nyquist-rate). Nevertheless, the Shannon theorem is not an effi-
cient way to capture a sparse signal, for the information rate of a sparse signal can
be much smaller than suggested by its bandwidth. As a matter of fact, most natu-
ral signals are sparse or compressible in certain domain including audio [Plumbley
et al. [2010]], image [Elad and Aharon [2006]], biology [Allstot et al. [2010]], and
so on. In specific, audio signals generated by resonant systems mainly consist of
a small number of frequency components, allowing a sparse representation in the
frequency domain. Biological signals are typically concentrated in time, allowing
a sparse representation either directly in the time domain or in the wavelet domain.
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Figure 2.1: Sparse signal acquisition systems. (a) Nyquist-rate ADC with subse-
quent digital compression. (b) Feature extraction with subsequent low-rate ADC.
(c) CS encoder with subsequent low-rate ADC. (d) Proposed CS SAR ADC.
To provide a more efficient sampling paradigm for these signals, a groundbreaking
theory called Compressive Sensing (CS) was proposed by [Candes et al. [2006]]
and [Donoho [2006]], stating that sparse signals can be precisely recovered from
far fewer samples or measurements than the Nyquist-rate. This implies a potential
of dramatically relaxing the requirements of speed, power, and memory in a sparse
signal acquisition system.
CS operates very differently from conventional sparse signal acquisition
techniques. As Fig. 2.1(a) shows, for general sparse-signal applications, data com-
pression is usually conducted in the digital domain, which still requires a frond-end
analog-to-digital converter (ADC) to run at least Nyquist-rate. For specific ap-
plications which are not interested in the entire signal information such as neural
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spike detection [Karkare et al. [2011]; Verma et al. [2010]], feature extraction tech-
niques can be used to reduce the ADC sampling rate so that only enhanced features
are sampled from the signal (Fig. 2.1(b)). However, this can only be application-
specific and information loss highly depends on prior knowledge of the signal. In
contrast, by directly correlating the signal with a small set of random waveforms
through a CS encoder as shown in Fig. 2.1(c), CS is able to compress the sig-
nal into a small amount of random linear measurements without information loss.
What is more remarkable is that this compression process is non-adaptive and may
not need any prior knowledge on the signal at all. After a low-rate ADC digitizes the
measurements, all that needed is to use numerical optimization methods to recover
the full-length signal from the small amount of measurements. Since the required
number of measurements is proven to be proportional to the information rate of
the signal, data conversion in this scenario is usually called analog-to-information
conversion (AIC) [Verhelst and Bahai [2015]]. Considering tight power constraint
at wireless sensor nodes, the compressed data can be first stored locally and then
recovered after connecting the sensor to a back-end digital signal processor (DSP)
where the power constraint is relaxed. The data can also be wirelessly transmitted
to cloud for recovery.
With the maturity of the CS theory, more and more circuit designers are
attracted to bringing it into practical use and implementing it on actual hardware
[Kirolos et al. [2006]; Laska et al. [2007]; Ragheb et al. [2008]; Tropp et al. [2010];
Chen et al. [2011, 2012a]; Yoo et al. [2012a,b]; Gangopadhyay et al. [2014]; Mishali
and Eldar [2010]; Mishali et al. [2011]; Wakin et al. [2012]; Trakimas et al. [2013];
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Guo et al. [2013, 2015]]. Although prior prototype works successfully reduce the
sampling rate of the ADC, the implementation of the CS encoder usually involves
active amplifiers for continuous-time integration (or low-pass filtering) [Kirolos
et al. [2006]; Laska et al. [2007]; Ragheb et al. [2008]; Tropp et al. [2010]; Chen
et al. [2011, 2012a]; Yoo et al. [2012a,b]; Gangopadhyay et al. [2014]; Mishali and
Eldar [2010]; Mishali et al. [2011]]. Since the noise and headroom requirement
for amplifiers are still constrained by the signal bandwidth, the total power savings
at the front end are limited. Furthermore, most prior works also require the sig-
nal to go through multiple parallel paths each of which consists of a CS encoder
and a ADC, and thus occupy a large area [Chen et al. [2011, 2012a]; Yoo et al.
[2012a,b]; Gangopadhyay et al. [2014]; Mishali and Eldar [2010]; Mishali et al.
[2011]]. [Chen et al. [2012b]] even argues that a Nyquist-rate ADC plus digital
CS encoders is a more energy-efficient CS framework than multiple analog CS en-
coders plus low-rate ADCs for the reason that analog integrators can be replaced by
digital accumulators. However, this deviates from the true purpose of CS, which is
to only sense compressed data.
As a consequence, an efficient analog CS framework without analog inte-
grators is indispensable to make the fullest use of CS. As shown in Fig. 2.1(d),
different from previous architectures which separate CS encoders from ADCs, we
propose to embed CS into a conventional successive approximation register (SAR)
ADC architecture to configure a fully-passive CS SAR ADC. The CS SAR ADC
realizes an analog CS framework in discrete time instead of continuous time. There-
fore, continuous-time integration changes to discrete-time summation which can be
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easily accomplished on-the-fly by charge sharing in the switched-capacitor (SC)
sampling network of a SAR ADC. The theoretical background behind the CS SAR
ADC is a random demodulator architecture proposed by [Kirolos et al. [2006]]. Its
advantage is that the signal only needs to pass through one-path CS encoder, which
means a single CS SAR ADC is sufficient here, greatly saving area and power com-
pared to prior multi-channel CS works. Although it is difficult for a single CS SAR
ADC to run beyond GHz, it is a much more area-and power-efficient architecture
for natural signal acquisition which is mainly at low/medium-speed.
This chapter is organized as follows. First, the CS theory is briefly intro-
duced. Second, the mainstream CS frameworks are reviewed. Then we propose the
CS SAR ADC architecture. To validate its effectiveness, a 12-bit 1MS/s CS SAR
ADC is designed and fabricated in a 0.13µm CMOS process. Its detailed circuit im-
plementation is presented next. The chapter concludes with the chip measurement
results and performance comparisons with state-of-the-art works.
2.2 Compressive Sensing Theory
Although CS involves various subdisciplines within the applied mathemat-
ical sciences [Candes and Wakin [2008]], this section intents to plainly review its
three key concepts: sparsity which pertains to the signals of interest, incoherence
which pertains to the sensing modality, and reconstruction which pertains to the
signal recovery. To make the concepts simple, all the signals hereafter are denoted
as discrete-time vectors.
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2.2.1 Sparsity
Suppose we have an input vector ~s ∈ RN which can be expanded over an
N ×N orthonormal matrix, Ψ = [~ψ1, ~ψ2, · · · , ~ψN ] as follows,
~s = Ψ~α =
N∑
n=1
αi ~ψi, (2.1)
where ~α ∈ RN is the coefficient vector for ~s in Ψ domain. When ~α only con-
tains K << N non-zero entries, ~s is defined as a K-sparse signal in Ψ domain.
In a more practical case, if we keep the largest K entries in ~α and zero the rest
N − K entries to make a vector of ~αK , ~s can be approximated as a K-sparse
signal, ~sK = Ψ~αK when ‖~s− ~sK‖`2 is negligible. As mentioned previously, the
knowledge of Ψ depends on the target signals. For example, if the signal is sparse in
the time/frequency/wavelet domain, Ψ can be an Identity/Inverse Discrete Fourier
Transform (IDFT)/Inverse Discrete Wavelet Transform (IDWT) matrix.
2.2.2 Incoherence
To compress ~s into a small number of measurements ~r ∈ RM , a M × N
sensing matrix, Φ = [~φ1; ~φ2; · · · ; ~φM ] is needed for a projection as follows,
~y = Φ~s = ΦΨ~α. (2.2)
Since the locations of the key information in ~α is unknown, this projection
should ensure that ~y keeps all the information from ~α. To make it possible, the
sensing matrix Φ is required to have a low coherence with the sparse representation
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matrix Ψ. The definition of their coherence is as follows,
µ(Φ,Ψ) =
√
Nmax
m,n
∣∣∣〈~φm, ~ψn〉∣∣∣ , (2.3)
where 1 ≤ m ≤ M and 1 ≤ n ≤ N . As can be seen from (2.3), the coherence
measures the largest correlation between any row vector of Φ and any column vector
of Ψ. The more correlated Φ and Ψ are, the larger µ(Φ,Ψ) is. It can be derived that
µ ∈ [1,√N ].
CS requires a low-coherence pair to make sure of its robustness. Intuitively
speaking, the sensing matrix Φ is to project ~s into a domain where ~s is not sparse
to spread out all the key information. If Φ is maximally incoherent with Ψ, all
the entries in A = ΦΨ will have the same amplitude as 1/
√
N . Therefore, each
measurement in ~y will contain equally contributed information from all the entries
of ~α. The key information in ~α is totally spread out and no information is missed.
If ~φm is correlated with ~ψn, the amplitude of Am,n will be larger than other entries.
Therefore, the mth measurement ym will carry a larger weight from the nth entry
αn, which may cause a misinterpretation if αn is not the key information.
Fortunately, the selection of Φ is not a difficult problem in reality. It has
been proven that random matrices with independent identically distributed (i.i.d.)
entries such as Gaussian or±1 binary entries, exhibit a very low coherence with any
fixed representation matrix such as IDFT and IDWT [Candes et al. [2006]; Donoho
[2006]]. The i.i.d ±1 binary matrix (Bernoulli matrix) attracts the most attention of
the research community, for the generation of pseudo-random±1 binary sequences
(PRBS) and the corresponding projection can be easily implemented on hardware.
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2.2.3 Reconstruction
After acquiring the measurements ~y, the next step is to recover the input
signal ~s based on (2.2). Since M < N , (2.2) is an under-determined system which
can have many solutions. However, with the knowledge that ~α is sparse, there is a
high probability that the sparsest solution is the correct solution. Once ~α is solved,
~s can be recovered using (2.1). A common method to find a sparse solution to an
under-determined system is the traditional `1 minimization method which can be
summarized as a convex optimization problem:
min
~α∈RN
‖~α‖`1 subject to ~y = ΦΨ~α. (2.4)
In real implementation, ~y is the output of an ADC which contains quanti-
zation noise and thermal noise. For a noisy ~y, (2.4) is modified to a problem with
relaxed constraints:
min
~α∈RN
‖~α‖`1 subject to ‖~y − ΦΨ~α‖`2 ≤ . (2.5)
Problem (2.5) is often called the LASSO after [Tibshirani [1994]]. Provided
that Φ is a random matrix with i.i.d. entries such as Gaussian or ±1 binary entries,
an exact solution to (2.5) with overwhelming probability requires,
M ≥ CK log(N/K), (2.6)
where C is some constant related with µ(Φ,Ψ). Many researchers have reported
thatM = 4×K is an empirical estimation. SinceK represents the information rate
14
of a sparse signal, this lower bound proves that in a CS framework the ADC sam-
pling rate is determined by the information rate rather than the signal bandwidth.
[Candes and Wakin [2008]] further shows that the solution ~α∗ to (2.5) obeys,
‖~α∗ − ~α‖`2 ≤ C0 ‖~α− ~αK‖`1 /
√
K + C1, (2.7)
where C0 and C1 are some constants depending on each instance. As can be seen,
the reconstruction error is bounded by the summation of two terms. The first term
comes from the source itself and the second term comes from the measurement
errors.
Besides `1 convex optimization approaches, greedy methods are another
common class of algorithm to recover sparse solutions. Greedy methods gener-
ally have a lower computation complexity than `1 convex optimization at a sacrifice
of robustness and accuracy [Kim et al. [2012]]. Since the implementation of the re-
construction block is beyond the scope of this paper, we implement it off-chip using
MATLAB on a PC. A natural question to arise is that how complex the nonlinear
reconstruction block is, and how much power and area are needed if implemented
on-chip. This is still an active research area, and the answer depends on many fac-
tors such as the choice of the algorithm, the target performance, and the signal spar-
sity. Several research groups have shown that for a moderate post-reconstruction
performance, the reconstruction block can be implemented on-chip with reasonable
power consumption [Luo et al. [2012]; Xu et al. [2014]]. In addition, because of the
purely digital nature of the reconstruction algorithm, the power and area cost will
keep shrinking with process scaling.
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In general, CS can be viewed as an asymmetric compression scheme with
economical encoding but relatively expensive recovery. Thus, CS is well suited for
WSN applications, where front-end sensors are highly constrained in both energy
and computational resources. Once the sensor signals are acquired and digitized,
they can be saved or transmitted to a powerful back-end base station (or cloud)
for digital signal processing without tight constraints on power and computational
resources. The advantage for CS is that it automatically performs data compression
at the front-end, and thus, its required data sensing and transmission rate is much
lower than that for Nyquist-rate data acquisition.
2.3 Compressive Sensing Frameworks
2.3.1 State-of-The-Art
State-of-the-art CS frameworks can be mainly categorized into four classes:
random demodulator (RD), random-modulation preintegrator (RMPI), modulated
wideband converter (MWC), and non-uniform sampler (NUS). RD is the first pro-
posed CS framework validated both in theory and hardware [Kirolos et al. [2006];
Laska et al. [2007]; Ragheb et al. [2008]; Tropp et al. [2010]]. As shown in Fig.
2.2(a), a random demodulator is composed of a mixer, a low-pass filter/integrator
and a low-rate ADC. The basic principle is to demodulate the signal by multiply-
ing it with a Nyquist-rate PRBS, which spreads the signal tones across the entire
spectrum. Then the demodulated signal passes through a low-pass filter/integrator
and a low-rate ADC samples it to capture the signal information. A prototype hard-
ware of RD is implemented in [Ragheb et al. [2008]] by using discrete components
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Figure 2.2: State-of-the-art CS frameworks and proposed CS framework. (a) Ran-
dom demodulator. (b) Random-modulation preintegrator/modulated wideband con-
verter. (c) Non-uniform sampler. (d) Proposed CS framework.
to build an analog Gilbert mixer and an active Gm-C based integrator. To further
reduce the ADC sampling rate and introduce more randomization in the sensing
matrix Φ, the RMPI architecture is proposed which consists of a parallel of RDs
driven by a common input (see Fig. 2.2(b)) [Chen et al. [2011, 2012a]; Yoo et al.
[2012a,b]; Gangopadhyay et al. [2014]]. However, compared to RDs, RMPI not
only consumes more area and power but also needs to address more issues such
as synchronization among channels. MWC is another variant of RD, which has a
very similar architecture to RMPI [Mishali and Eldar [2010]; Mishali et al. [2011]].
Nevertheless, MWC is used for blind acquisition of multi-band signals while RMPI
17
deals with multi-tone signal settings. Therefore, signals are modeled and analyzed
in a rather different fashion. A more detailed comparison can be referred to [Lexa
et al. [2012]]. As shown in Fig. 2.2(c), by directly using a PRBS to control the
sampling of an ADC, NUS avoids the analog multiplication and the active inte-
gration existing in previous CS frameworks [Wakin et al. [2012]; Trakimas et al.
[2013]]. This makes NUS an extremely simple and power-efficient architecture for
CS. However, NUS has a strict requirement on the input signal. If a signal contains
any short-duration pulse, NUS may not be able to detect, thus limiting its use in
many real applications.
2.3.2 Proposed CS SAR ADC Architecture
Since the frequencies of most natural signals are in the order of kHz, the
major constraints with WSN for natural signals lie in area and power consumption
rather than speed requirement, meaning that RMPI and MWC are unnecessary. Plus
that NUS may result in information loss of many natural signals, RD becomes the
best choice for these applications. Different from conventional RD architectures
that require analog mixers and active integrators before a low-rate ADC Kirolos
et al. [2006]; Laska et al. [2007]; Ragheb et al. [2008]; Tropp et al. [2010], we
propose a fully-passive CS framework that directly embeds random demodulation
into a conventional SAR ADC. As shown in Fig. 2.2(d), the proposed CS SAR
ADC operates in discrete time rather than continuous time so that the continuous-
time integration is replaced by a discrete-time summation. In real implementation,
both the multiplication and the summation are incorporated into the SC sampling
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Figure 2.3: Circuit and timing diagram for the proposed 12-bit CS SAR ADC.
network of a SAR ADC. In other words, the CS SAR ADC is a fully-passive, simple
and power-efficient hardware realization of a random demodulator.
Fig. 2.3 shows the circuit and timing diagram for a 12-bit CS SAR ADC
architecture. Although a single-ended version is shown here, the real design is
differential. There are two major differences between a CS SAR ADC and a con-
ventional SAR ADC. One is that the input signal ~s is multiplied with a PRBS ~p to
become a randomized result ~r before being sampled. For a differential input signal,
this multiplication is equivalent to changing the polarity of the signal which can be
easily implemented by four switches. The other difference is that quantization does
not happen after every-time sampling but only happens once every four-time sam-
pling. The four sampling cycles are denoted as φ1-φ4 and the quantization cycle is
denoted as φ5 in Fig. 2.3. φ1e-φ4e are a bit earlier cycles of φ1-φ4 for bottom-plate
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sampling. Since the sampling power is usually negligible in a SAR ADC design,
four-time less quantization means that a CS SAR ADC can save the total power
almost by four times compared to a conventional SAR ADC. As can be seen in
Fig. 2.3, the SAR logic operates in an asynchronous fashion to further minimize
quantization power [Chen and Brodersen [2006]; Yang et al. [2010]].
To explain the operation mechanism, the CS SAR capacitor array is divided
into two segments: MSB which consists of C1-C4 and LSB which consists of C5.
Among them, C4 and C5 are a group representation of several capacitors for brevity
of figures. One redundant capacitor of 32C is included in C4, which helps absorb
the digital-to-analog converter (DAC) settling error [Murmann [2013]] and facili-
tates foreground calibration on MSB capacitor mismatches [Guo et al. [2013]]. The
largest capacitor 512C is halved into C1 and C2 so that C1-C4 are all equal to 256C
which can be used for four-time sampling with the same weight. Fig. 2.4 shows
the DAC array configuration in φ1-φ4 and φ5, respectively. After multiplication be-
tween ~s and ~r, the CS SAR ADC operates as follows. The randomized result ~r is
sampled onto C1-C4 consecutively from φ1 to φ4 in a bottom-plate sampling fash-
ion [Quinn and van Roermund [2007]]. Once ~r is sampled, the value is held until
φ5 raises high. Then all four sampled values will be averaged on-the-fly and the
asynchronous quantization starts. Note that C5 keeps sampling 0 during φ4, which
only causes a minor attenuation on the average result.
Referring back to the CS theory, for an N -length input vector ~s, the CS
SAR ADC only outputs an M -length measurement vector ~y herein M = N/4. The
relationship between ~s and ~y forms an under-determined equation which is shown
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Figure 2.4: DAC array configuration of the proposed 12-bit CS SAR ADC in: (a)
the sampling cycles φ1-φ4 and (b) the quantization cycle φ5.
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in (2.8) withN = 8 as an example. gi represents every-time sampling weight which
is equal to Ci/
∑5
j=1Cj where i = 1, 2, 3, 4. Without capacitor mismatch, all the gi
are equal. Otherwise, they can be calibrated along with capacitor mismatch.
2.4 Circuit Implementation and Analysis
The CS SAR ADC mainly consists of the following blocks: the clock gen-
erator, the mixer, the DAC array, the comparator and the asynchronous SAR logic.
This section will introduce the detailed circuit design of each block one by one.
2.4.1 Clock Generator
As shown in Fig. 2.5, the master clk is time-interleaved to generate φ1-φ4.
A 4-length shifter register is initialized to [1,0,0,0] by a reset signal to start the
phase counting. The shifter register is triggered by the negative edge of clk so that
the duty cycle of clk can completely pass through the transmission gates controlled
by the shifter register outputs Q1-Q4. With a mode signal switching the shifter
register input to Vdd, the CS SAR ADC can also work in a Nyquist-rate SAR mode
for non-sparse signals. When all the flip-flops are loaded with 1, the phase counting
stops and φ1-φ4 become the same as clk. Besides, the foreground calibration on
DAC mismatches can also be conducted in this mode.
2.4.2 Mixer
The mixer is to multiply the signal with a PRBS which is essentially chang-
ing the polarity of the signal. Fig. 2.6(a) shows a direct passive implementation
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Figure 2.5: Clock generator circuit diagram.
of the mixer using four switches. The problem with Fig. 2.6(a) is that the mixer
is on the signal path to the whole DAC array. Large-size switches are required to
ensure passing the signal with a high linearity. Fig. 2.6(b) proposes a better solution
by combining the mixer switches with the sampling switches φ1-φ4 to make sure
that each signal path only contains one switch. The additional hardware cost is two
AND gates as shown in Fig. 2.6(b).
Although previous CS works [Chen et al. [2011, 2012a]] also use four-
switch passive mixers, they operate in the continuous-time domain. The power
spectrum of a PRBS in the continuous-time domain is given by,
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Figure 2.6: Passive mixer. (a) Direct implementation. (b) Improved implementa-
tion.
P 2(f) =
2
fs
∣∣∣∣sinc(piffs )
∣∣∣∣2 , (2.9)
which is plotted in Fig. 2.7(a). As can be seen, the spectrum rolls off at high fre-
quency, meaning that the signal tones at higher frequencies contribute less power
to the randomized signal. Consequently, the reconstruction performance will be-
come worse with increasing frequencies, which has been demonstrated in the chip
measurement results of [Chen et al. [2012a]]. By contrast, in our CS SAR ADC,
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the mixer essentially operates in the discrete-time domain, for the multiplied result
is sampled before being averaged. If a PRBS has good correlation properties, the
spectrum of a PRBS in the discrete-time domain should be nearly white noise as
shown in Fig. 2.7(b). Therefore, there is no performance degradation for high-
frequency signals tones in our proposed CS SAR ADC architecture.
There are several classes of PRBSs which have been reported to have good
correlation properties in the communication studies such as maximum length, Gold,
Kasami, and Hadamard sequences [Kim et al. [2012]]. The maximum-length se-
quences (M-sequences) are most widely used in previous CS works due to its sim-
ple generation. Although our design uses an external FPGA to feed a 1024-length
M-sequence to the chip, the PRBS generation can be easily integrated on chip with
negligible power and area consumption. For example, a (2m−1)-length M-sequence
only needs m flip-flops to implement. Another straightforward approach is to use
an on-chip look-up table or a memory to store the PRBS. Even though the PRBS
generation can be a limiting factor to RMPI or MWC architectures due to their
requirement for many different PRBSs, it is not a problem here. Similar as RD
and NUS architectures, only one PRBS is required for a CS SAR ADC. the work
of [Trakimas et al. [2013]] demonstrates that a 1024-length PRBS look-up table
consumes less than 1/5 power dissipation and takes up 1/3 area of the core ADC.
2.4.3 DAC Array
By using the switching technique proposed in [Sanyal and Sun [2014]], the
CS SAR ADC is able to use a 10-bit DAC array shown in Fig. 2.3 to realize 12-bit
25
-60
-40
-20
0
20
fs
Po
w
er
 S
pe
ct
ru
m
 D
en
si
ty
 (d
B/
H
z)
Frequency (Hz)
(a)
-10
-5
0
5
10
fs/2
Po
w
er
 S
pe
ct
ru
m
 D
en
si
ty
 (d
B/
H
z)
Frequency (Hz)
(b)
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the discrete-time domain.
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resolution, thus reducing the switching power by 4 times assuming the same unit
capacitance. Fig. 2.8 shows a 1-bit DAC array example to give 3-bit resolution. As
can be seen, both sides of a differential DAC array are charged to a initial sequence
[gnd, Vref ]. during every comparison cycle, only one side will be switched to
Vref /gnd, which gives one more bit compared to the conventional SAR switching
technique. The last unit capacitor uses Vcm as another reference voltage to get the
3rd-bit. The comparator input common-mode voltage Vcmi finally converges to Vcm,
which obviates the need for a special comparator.
Yes
No
Yes
No
Yes
No
Vip Vip
Vim Vim
Vcm
Vcm
Vref
Vref
Vip>Vim?
Vref Vref
Vref
VrefVref
Vref Vref
Vip-Vim>Vref/2?
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Figure 2.8: 1-bit DAC array for 3-bit resolution.
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2.4.4 Comparator
The comparator uses a strong arm-latch architecture as shown in Fig. 2.9.
Since this architecture has no static biasing, the average power consumption is pro-
portional to the conversion rate. Therefore, compared to the Nyquist-rate mode,
the comparator power consumption is reduced by four times in the CS mode. Its
simulated input referred noise σ is 258 µV and the offset σ is 4.4 mV. Although the
comparator offset is mostly static which will not affect the ADC linearity, it still
needs to be compensated before reconstruction. Otherwise it is turned into large
noise by the reconstruction process. This phenomenon can be explained as,
~y = Φ~s+ ~Vos = Φ(~s+ Φ
+~Vos), (2.10)
where Φ+ is the pseudo-inverse matrix of Φ and ~Vos is the comparator offset. Since
Φ is a random matrix, Φ+ can be easily proved to be a random matrix and thus
Φ+~Vos becomes a noise portion of the input signal ~s. Nevertheless, the multipli-
cation between ~p and ~s inherently paves the way for an offset digital background
calibration mechanism. By taking the mean of the ADC result, the offset can be
easily estimated as,
Vos = mean(Φ~s+ ~Vos), (2.11)
which will be subtracted from the measurement results ~y before reconstruction.
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Figure 2.9: Comparator architecture.
2.4.5 Asynchronous SAR Logic
An N -bit synchronous SAR ADC relies on dividing a master clock into a
signal tracking phase and N conversion phases. Since a CS SAR ADC also needs
to divide the master clock into φ1-φ5, synchronous implementation becomes much
more complex. Therefore, we implement the SAR logic in an asynchronous fashion
as shown in Fig. 2.10. Once the comparator finishes making a decision, a rdy signal
will be raised to trigger a sequencer which provides 13-phase clocks sclk1-sclk13.
In a conventional asynchronous SAR ADC, the sequencer usually drives SR latches,
switching logic and temporary bit caches to store the internal comparison results
[Chen and Brodersen [2006]; Yang et al. [2010]]. Differently, this work proposes
to use strong-arm latches to store them, which greatly reduces the logic complexity.
When sclki is low, both outputs of the ith latch are reset to high. When sclki is
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Figure 2.10: Asynchronous SAR logic architecture.
high, the ith latch will make a decision based on current differential comparator
outputs. Once the decision is made, the ith-bit differential comparator results are
stored in the ith latch until sclki becomes low again. This operation manner exactly
matches the switching scheme in Fig. 2.8. Therefore, strong-arm latches can be
used here to directly drive the differential DAC. The rdy signal also triggers a delay
line to self-clock the comparator. The delay line can be adjusted by external biasing
voltages Vbp and Vbn to make sure that the DAC is completely settled before firing
the comparator again.
2.5 Measurement Results
The proposed 12-bit CS SAR ADC is fabricated in a 0.13 µm CMOS pro-
cess, occupying an area of 0.2 mm2. Fig. 2.11 shows its die photo. The chip is
designed at a power supply of 0.8 V and a sampling frequency of 1 MS/s. The total
DAC capacitance is 2.1 pF × 2 with a unit capacitor of 2 fF. The DAC array is laid
out in a segmented common-centroid way to minimize the capacitor mismatch due
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Figure 2.11: Die photo of the fabricated CS SAR ADC.
to the parasitic capacitors of routing wires [Chen et al. [2014]]. The chip is tested
in two modes: the Nyquist mode and the CS mode. In the Nyquist mode, the PRBS
is set to be always 1. The SAR ADC itself performance is measured. In the CS
mode, the PRBS is generated from an external FPGA and fed into the chip after
level shifting. Both discrete-tone signals and real-world speech signals are used
to demonstrate the CS performance. We conclude this section with a performance
comparison between the CS SAR ADC work and state-of-the-art CS works and
ADC works.
2.5.1 Nyquist-Mode Measurement Results
This section demonstrates the measurement results of the CS SAR ADC op-
erating in the Nyquist mode. At 0.8 V supply and 1 MS/s, the Nyquist-mode ADC
consumes 19.2 µW power, whose detailed breakdown is shown in Fig. 2.12(a).
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Figure 2.12: Power breakdown of the CS SAR ADC chip at 0.8 V and 1 MS/s in:
(a) the Nyquist mode and (b) the CS mode.
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Figure 2.13: Measured static performance: (a) DNL and (b) INL.
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Figure 2.14: Measured output spectra with a -3 dBFS Nyquist-rate input.
As can be seen, 58% power comes from the digital portion, which can be greatly
reduced with the technology scaling. To characterize the static performance, Fig.
2.13 shows the measured integral non-linearity (INL) and differential non-linearity
(DNL) results. As can be seen, the worst INL and DNL errors are 1.6 LSB and
0.75 LSB, respectively. To characterize the dynamic performance, Fig. 2.14 shows
the output spectra with a -3 dBFS Nyquist-rate input. The SNDR normalized to
the full scale is 65.2 dB and the SFDR is 75.6 dB. The large harmonic tones are
mainly due to the sampling switches with a low over-drive voltage at 0.8 V supply,
which will diminish at low-frequency inputs. Fig. 2.15 further shows the measured
SNDR/SFDR trends with different input frequencies and amplitudes. The peak
SNDR is 65.5 dB. Combining all the metrics, the CS SAR ADC achieves a peak
Walden figure-of-merit (FoM) of 12.5 fJ/conversion-step in the Nyquist mode.
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Figure 2.15: Measured SNDR/SFDR trends with: (a) different input frequencies
and (b) different input amplitudes.
2.5.2 CS-Mode Measurement Results
This section demonstrates the measurement results of the CS SAR ADC
operating in the CS mode. Fig. 2.12(b) shows the CS-mode power breakdown at
0.8 V and 1 MS/s. Since the CS SAR ADC only quantizes once every four-time
sampling, the effective conversion rate is 250 kS/s. As can be seen, the reference
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power and the comparator power exactly scale by 4 times compared to the Nyquist-
mode power in Fig. 2.12(a). The digital power scales by a bit less than 4 times
due to that the clock generation power does not scale. Therefore, the digital portion
increases to 60% of the total power.
First, discrete-tone signals consisting of multiple sinusoidal waveforms at
different frequencies are used to measure the maximum sparsity K the CS SAR
ADC can deal with. Note that if the sparsity of a discrete-tone signal is K, it only
contains K/2 different frequencies due to the symmetry of DFT. The length of
the PRBS determines N which is equal to 1024. With a CR of 4, the number of
measurements taken here is M=256. According to the empirical value mentioned
above, the CS SAR ADC should recover a signal with at least K=64 by using
convex optimization approaches. For comparison, we choose one convex optimiza-
tion approach named as SL0 [Babaie-Zadeh [2010]] and one greedy method named
as OMP [Tropp and Gilbert [2007]] for signal recovery. The post-reconstruction
SNDR results are presented in Fig. 2.16. For each K value, K/2 frequencies are
randomly generated 20 times and the post-reconstruction (PR) SNDR is averaged.
Surprisingly, SL0 only shows a slight advantage over OMP, implying that greedy
methods can be a more efficient choice for discrete-tone signals considering its low
computation complexity. With 50 dB SNDR as a boundary, the maximum K that
SL0 and OMP can recover is 84, which is beyond the empirical value 64. Defining
the bandwidth occupancy of a signal as K/N , the CS SAR ADC design is able to
compressively sense a signal whose bandwidth occupancy is smaller than 8.2%.
As examples, Fig. 2.17 shows the time and frequency domain comparisons
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Figure 2.16: 20-time average post-reconstruction SNDR versus the sparsity 2K
with different reconstruction algorithms.
of the input signals and the SL0-reconstructed signals withK/2 = 1 andK/2 = 12,
respectively. WhenK/2 = 1, the post-reconstruction SNDR reaches the peak value
of 61 dB (see Fig. 2.16). Compared to the Nyquist-mode, there is a 4.5 dB decrease
on the peak SNDR. The reason is that the total signal power is reduced by around
6 dB due to the gain coefficients gi in (2.8). However, the kT/C sampling noise
will also be scaled by gi. Therefore, the post-reconstruction SNDR degrades by 4.5
dB in total rather than 6 dB compared to the Nyquist-mode. According to (2.7), the
reconstruction error consists of two terms: the source itself and the measurement
errors. If the source error is dominated, the input signal power decrease will not
degrade the reconstruction performance, for any source error will be also scaled by
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Figure 2.17: Time and frequency domain comparisons of the discrete-tone signals
(in black) and the corresponding SL0-reconstructed signals (in red) with: (a)K/2 =
1 (b) K/2 = 12.
gi along with the input signal. This is actually the usual case for most natural signal
acquisition systems. Combining all the metrics, the CS SAR ADC achieves a peak
Walden figure-of-merit (FoM) of 5.5 fJ/conversion-step in the CS mode, which is
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2.3 times better than the Nyquist mode.
Next, we will show the capability of the CS SAR ADC work to compres-
sively sense natural sparse signals. We take a 1-second long speech signal as an
example. At a sampling rate of 16 kHz, the total length of the speech signal is
16000. To reduce the computation complexity, the speech signal is divided into
multiple 1024-length frames, each of which individually conducts the CS process.
All the frames are 50% overlapped with each other and windowed to smooth the
edges. The reconstruction results are demonstrated in Fig. 2.18. To evaluate the
fidelity between the input signal ~s and the reconstructed signal ~s∗, we define the
reconstruction signal-to-reconstruction error-ratio (SRER) as,
SRER(~s, ~s∗) = 20log10(
‖~s‖`2
‖~s− ~s∗‖`2
). (2.12)
Based on (2.12), the SRER for the speech signal in Fig. 2.18 is 15.3 dB, which
proves that the CS SAR ADC can also compressively sense natural sparse signals.
2.5.3 Chip Performance Comparison
Although many CS frameworks have been proposed in recent years, very
few of them are actually implemented on chip. To our best knowledge, this work
is the first fully-passive random demodulator implemented on chip. Table 2.1 sum-
marizes its performance and compares it with state-of-the-art CS works with chip
measurement results. Based on the RMPI architecture, [Chen et al. [2012a]] and
[Gangopadhyay et al. [2014]] require multi-channel PRBS generations, analog mul-
tiplications and active integrations, leading to a much larger area and power con-
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sumption than this work. Although the NUS work in [Trakimas et al. [2013]] is
also fully-passive, it is not applicable to signals that are sparse in the time domain.
Besides, this work achieves the highest ENOB and the maximum sparsity with a
much better FoM.
According to Murmann’s ADC survey [Murmann [2015]], [van Elzakker
et al. [2008]] sets the record for 1MS/s Nyquist-rate ADCs with a FoM of 4.4
fJ/conversion-step in 65 nm CMOS process. Since 60% power of the proposed
CS SAR ADC is consumed by digital circuits, its FoM can be further improved
with the technology scaling. Therefore, the CS SAR ADC is also very competitive
to state-of-the-art low power ADC works. More importantly, the CS SAR ADC
compresses the data by four times, saving the data storage/transmission power in
the subsequent stages.
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Figure 2.18: Comparisons of the 1-second long speech signal ~s (in blue) and the
corresponding SL0-reconstructed signal ~s∗ (in red) in: (a) the time domain and (b)
the frequency domain. The error signal (in blue) is ~s-~s∗ in the time domain.
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Table 2.1: Comparison with state-of-the-art CS works
Design [Chen et al.
[2012a]]
[Gangopadhyay
et al. [2014]]
[Trakimas
et al. [2013]]
This
work
Architecture RMPI RMPI NUS RD
Need OTAs Yes Yes No No
On-chip ADC No Yes Yes Yes
On-chip PRBS
generator Yes Yes No No
CMOS
Technology 90nm 130nm 90nm 130nm
Supply 1V 0.9V 0.9V 0.8V
No. of channels 8 64 1 1
Area 0.92mm2 6mm2 0.15mm2 0.2mm2
Bandwidth 500MHz 1kHz 10MHz 500kHz
Effective
conversion rate
360MS/s
(CR=2.8)
0.5kS/s
(CR=4)
5MS/s
(CR=4)
250kS/s
(CR=4)
Maximum
occupancy 4% 5% 4% 8.2%
Resolution N/A 10b 10b 12b
Peak PR SNDR
(ENOB)
40dB
(6.4b)
40.6dB
(6.5b)
43dB
(6.9b)
61dB
(9.8b)
Power 54mW 1.8µW 175µW 5µW
Peak FoM
[/conv-step] 639fJ 9.9pJ 73.3fJ 5.5fJ
FoM = Power/(2ENOB × 2×BW )
41
Chapter 3
Multi-Channel Compressive Sensing SAR ADC
3.1 Background
Chapter 2 demonstrates that CS can be embedded into a single SAR ADC
to reduce the sampling rate for a sparse signal, thus reducing the ADC power con-
sumption. In many wireless sensing applications, multiple ADCs are commonly re-
quired to sense multi-channel signals. For instance, ECG diagnostics need multiple
sensing electrodes on a patients skin to observe the heart muscle activity [Rincon
et al. [2009]]. Another example is capsule endoscope which uses a RF sensor array
to track the precise location of the capsule when the image is taken [Pourhomayoun
et al. [2012]]. In brain machine interfaces (BMI), the number of channels can be up
to 100 to observe the simultaneous activity of many neurons in specific regions of
the brain [Harrison et al. [2007]].
Certainly, the proposed CS SAR ADC in Chapter 2 can be used to relax the
0This chapter is a partial reprint of the publications: 1) Wenjuan Guo, Youngchun Kim, Ahmed
Tewfik, and Nan Sun. Ultra-low power multichannel data conversion with a single SAR ADC for
mobile sensing applications. In IEEE Custom Integr. Circuits Conf., pages 1–4, Sept 2015. 2)
Wenjuan Guo, Youngchun Kim, Arindam Sanyal, Ahmed Tewfik, and Nan Sun. A single SAR
ADC converting multi-channel sparse signals. In IEEE Int. Symp. Circuits Syst., pages 2235–2238,
May 2013. I would like to thank Dr. Nan Sun and Dr. Ahmed Tewfik for their supervision on
the publications. I would like to thank Dr. Youngchun Kim for his contribution on developing the
reconstruction algorithms. I would like to thank Dr. Arindam Sanyal for his advice and helping me
with layout.
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power constraint for each ADC. However, except the power constraint, hardware
cost is another important limitation for modern wireless sensors. To reduce the
hardware cost, time-multiplexing and frequency-multiplexing are two conventional
ways to perform multi-channel A/D conversion with fewer ADCs [Harrison et al.
[2007]; Borna and Najafi [2014]]. In time multiplexing, all input channels are con-
verted sequentially according to a multiplexing plan (Fig. 3.1(a)). However, when
converting one channel, the information of other channels is not available. There-
fore, the effective sampling rate per channel is given by the ADC sampling rate
divided by the number of channels. This rate decreases as the number of channel
increases, which is undesirable in energy efficient sampling. In frequency multi-
plexing, the solution involves modulating the analog signals so that they occupy
non-overlapping frequency bands and digitizing the sum of the modulated signal
(Fig. 3.1(b)). Its main drawback is that the required ADC sampling rate increases
linearly with the number of channels leading to a large power consumption. An-
other alternative way is to modulate the multi-channel signals with an orthogonal
matrix such as the Walsh-Hadamard matrix and use a single ADC to digitize the
orthogonal superposition of the channels (Fig. 3.1(c)) [Majidzadeh et al. [2013]].
Since an orthogonal matrix is a square matrix, the single ADC still needs to sample
the same amount of data from all the channels. Therefore, the ADC sampling rate
is not relaxed and the power consumption is still high.
To address both power constraint and hardware constraint, we extend the
single-channel CS SAR ADC in Chapter 1 to a multi-channel CS SAR ADC ar-
chitecture. The proposed multi-channel CS SAR ADC uses a single SAR ADC
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Figure 3.1: Conventional multi-channel A/D conversion with fewer ADCs: (a) time
multiplexing, (b) frequency multiplexing, and (c) Walsh-Hadamard Coding.
sampled at the Nyquist rate of one channel to convert multi-channel sparse signals
simultaneously. Compared to conventional multi-channel ADCs, the proposed ar-
chitecture not only saves power and hardware cost, but also avoid such problems as
timing skew, offset mismatch, and gain mismatch among channels.
Although in recent years CS has been actively exploited to reconstruct a
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single-channel signal at sub-Nyquist rate, very few previous works cover its feasi-
bility on multi-channel ADCs except the compressive multiplexer (CMUX) from
[Slavinsky et al. [2011]]. Compared to CMUX, our architecture is more hardware-
efficient, for we do not need additional resistor bank to do the averaging among
channels but integrate everything into a single SAR ADC. To our best knowledge,
our work is the first to demonstrate chip measurement results for CS based multi-
channel ADCs.
In many multi-channel data sensing systems such as multi-lead ECGs sens-
ing, different-channel signals actually come from the same source, but are contami-
nated with different noises, or have different amplitudes and phases when measured
at different locations. Therefore, all channel signals can be highly correlated. In
this case, instead of reconstructing each channel signal separately, all channel sig-
nals can be reconstructed jointly, thus greatly reducing the computation complexity
required by signal recovery. In this work, we investigate a joint greedy pursuit al-
gorithm called Simultaneous Orthogonal Matching Pursuit (SOMP) [Tropp et al.
[2005]]. Both discrete-tone signals and multi-lead ECG signals are used to ver-
ify the effectiveness of this algorithm in our proposed system. Besides reducing
the computation complexity, chip measurement results prove that SOMP can also
greatly improve the reconstruction performance of highly-correlated input signals
compared to the conventional OMP [Tropp and Gilbert [2007]].
This chapter is organized as follows. First, the proposed multi-channel CS
SAR ADC architecture is introduced. Second, the conventional OMP procedure
is described to recover the input signals, laying a foundation for the explanation
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of SOMP. The circuit implementation of a 12-bit 4-channel CS-based ADC is pre-
sented in next section. The chapter concludes with the chip measurement results
and performance comparisons with prior single-channel CS works.
3.2 Proposed Architecture
Fig. 3.2 gives the overall architecture of our proposed scheme. Initially,
M -channel input signals are sampled and randomized after multiplying with M
pseudo-random binary sequences of plus and minus ones (±1) (PRBS). Next, the
sampled values of randomized inputs are averaged. The single ADC converts the
average result to digital sequences, from which a reconstruction algorithm separates
and restores all channels’ input signals.
ADC
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Figure 3.2: Proposed system architecture with M channels.
As the single-channel CS SAR ADC in Chapter 2, we effectively integrate
the multiplication blocks, the sample and-hold (S/H) circuits, and the average block
within a single SAR ADC architecture. The number of channels M can also be
easily extended to an exponential value of 2 without additional hardware cost.
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Mathematically speaking, the mth channel input signal, ~smRNcan be rep-
resented as (3.1) when expanded over theN -point discrete Fourier transform (DFT)
basis, ΦCN×N . Φ consists ofN column vectors, ~ϕn = 1√N exp{−j2pik(n−1)/N},
where n = 1, 2, · · · , N , and k = 0,±1, · · · ,±dN/2− 1e.
~sm = Φ~αm =
N∑
n=1
αm,n~ϕn, (3.1)
where αm,n is the nth coefficient of ~sm corresponding to ~ϕn.
~rm is the result of ~sm mixed with the mth channel PN sequence, ~pm,
~rm = ~pm ⊗ ~sm =
N∑
n=1
pm,nsm,n, (3.2)
where pm,n and sm,n are the nth coefficients of ~pm and ~sm, respectively.
After the multiplication, all the modulated signals are averaged to give ~y as,
~y =
1
M
M∑
m=1
~rm. (3.3)
Plugging (3.1) and (3.2) into (3.3), ~s can be rewritten as,
~y =
1
M
M∑
m=1
N∑
n=1
αm,n(~pm ⊗ ~ϕn) =
M∑
m=1
N∑
n=1
αm,n~bm,n, (3.4)
where~bm,n = 1M ~pm⊗~ϕn. Withψm =
[
~bm,1,~bm,2, · · · ,~bm,N
]
, Ψ = [ψ1, ψ2, · · · , ψM ],
and ~αT = [~αT1 , ~α
T
2 , · · · , ~αTM ], (3.4) can be simplified to,
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~y =
M∑
m=1
ψm~αm = Ψ~α. (3.5)
To make (3.5) easier to understand, Fig. 3.3 shows its graphic interpretation.
As can be seen, Ψ is a known N ×W matrix, and ~α is an unknown W × 1 vector,
where W = M × N . ~y is an N × 1 vector measured by the ADC. This forms
an under-determined equation in a CS framework. To solve this equation, we can
apply classical linear/convex optimization approaches, or greedy approaches [Kim
et al. [2012]]. Once ~α is accurately estimated, the input signals can be reconstructed
based on (3.1). The reconstructed signals are represented as ~s∗m in Fig. 3.2.
Figure 3.3: Under-determined equation in the proposed CS framework.
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3.3 Introduction to OMP and SOMP
As we mentioned in Chapter 2, the condition for CS is that ~α is a sparse
vector. If ~α only contains K non-zero elements, the measurement vector ~y = Ψ~α
can be regarded as a linear combination of K columns of Ψ. The idea behind OMP
is to find the right K columns in a greedy fashion. The iteration begins by picking
the column from Ψ that is the most correlated to ~y. Then we subtract its contribution
to ~y and get a residual vector ~e1. The second iteration repeats the steps above on ~e1.
It is hoped that the right set of columns can be found after K-time iterations. The
detailed OMP procedures can be described as:
1. Initialization
The iteration count q = 0. The residual ~e0 = ~y. The chosen column set
Ψ0 =  and its corresponding index set Λ0 = .
2. While the stopping criteria is not met
(a) q=q+1.
(b) Find the index of the column with the maximum correlation to the resid-
ual:
iq = argmax
j
∣∣∣〈~bj, ~eq−1〉∣∣∣ , j ∈ {1, 2, · · · ,W} − Λq−1.
Note that~bj is the jth column of Ψ. Different from (3.4), here we use a
one-dimensional index to denote the column location.
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(c) Update the chosen column set and its corresponding index set:
Ψq =
[
Ψq−1,~biq
]
,Λq = Λq−1 ∪ iq.
(d) Solve a least square problem to obtain a new signal estimation:
~αq = argmin
~α
‖~y −Ψq~α‖`2 .
(e) Subtract the contribution of the new approximation and calculate the
new residual:
~yq = Ψq~αq, ~eq = ~y − ~yq.
(f) Check the stopping criteria.
3. The final solution ~α∗ consists of nonzero entries at the index set Λq whose
values are equal to ~αq and zero entries at the index set {1, 2, · · · ,W} − Λq.
Since OMP only finds one column in every iteration, the iteration time q
should be at least larger than the maximum sparsity of the input signal Kmax. With
q = Kmax, the computation complexity of the OMP algorithm will beO(KmaxNW ),
which is dominated by the Step 2.(b). According to [Tropp and Gilbert [2007]], the
computation complexity of solving the `1 minimization problem in (2.4) can reach
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O(N2W 3/2). Since W  N and N  Kmax, OMP has a much less computation
complexity than convex optimization approaches, which is also a common merit
possessed by most greedy methods. However, convex optimization approaches do
not require a prior knowledge on Kmax and usually give a more accurate and robust
result.
When all channel signals are highly correlated, their spectrum tend to look
similar, implying that ~α1, ~α2, · · · , ~αM have non-zero entries at similar locations.
In this case, SOMP is a more efficient algorithm than OMP by breaking ~α into
~α1, ~α2, · · · , ~αM and finding a common index set indicating the locations of the non-
zero entries in all of them. The detailed SOMP procedures can be described as:
1. Initialization
The iteration count q = 0. The residual ~e0 = ~y. The common index set
Λ0 =  and its corresponding column set for each channel ψ01 = , ψ02 =
, · · · , ψ0M = .
2. While the stopping criteria is not met
(a) q=q+1.
(b) Find a common index for all the channels whose corresponding columns
has the maximum sum correlation to the residual:
iq = argmax
j
M∑
m=1
∣∣∣〈~bm,j, ~eq−1〉∣∣∣ , j ∈ {1, 2, · · · , N} − Λq−1.
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Note that ~bm,j is the [(m − 1) × N + j]th column of Ψ. Same as (3.4),
here we use a two-dimensional index to denote the column location.
(c) Update the common index set and its corresponding column set for each
channel:
Λq = Λq−1 ∪ iq,
ψq1 =
[
ψq−11 ,~b1,iq
]
, ψq2 =
[
ψq−12 ,~b2,iq
]
, · · · , ψqM =
[
ψq−1M ,~bM,iq
]
.
(d) Combine all the channels’ column sets and solve a least square problem
to obtain a new signal estimation:
Ψq = [ψq1, ψ
q
2, · · · , ψqM ], ~αq = argmin
~α
‖~y −Ψq~α‖`2 .
(e) Subtract the contribution of the new approximation and calculate the
new residual:
~yq = Ψq~αq, ~eq = ~y − ~yq.
(f) Check the stopping criteria.
3. The final solution ~α∗T = [~α∗T1 , ~α
∗T
2 , · · · , ~α∗TM ]. Each ~α∗m consists of nonzero
entries at the index set Λq whose values are equal to ~αqm and zero entries at
the index set {1, 2, · · · , N} − Λq.
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As can be seen, the major difference between SOMP and OMP occurs in
Step 2.(b). By maximizing the sum of each channel’s absolute correlations, SOMP
targets to find a column set which contributes the most energy to as many of the
input signals as possible [Tropp et al. [2005]]. Combining all the channels, M
columns are chosen simultaneously from Ψ in every iteration. Therefore, the re-
quired iteration time q can be reduced to Kmax/M . In other words, SOMP reduces
the computation complexity by M times compared to OMP.
3.4 Circuit Implementation
To verify our proposed architecture, a 12-bit SAR ADC capable of simulta-
neously converting 4-channel sparse signals was designed using a 0.13 µm CMOS
process. Although the actual design is fully-differential, a single-ended version is
shown in Fig. 3.4 for simplicity. Vrefn,Vrefp, and Vcm represent the negative ref-
erence, positive reference, and common-mode voltage, respectively. In our design,
Vrefn is the ground voltage. Therefore, in some places of the manuscript, the posi-
tive reference voltage (Vrefp) is also described as the reference voltage (Vref ).
In Fig. 3.4, each multiplication block is directly implemented using 4 switches,
for the multiplication between a differential signal and a PRBS is equivalent to
changing the polarity of the signal. Same as the single-channel CS SAR ADC in
Chapter 2, the comparator is a strong arm-latch architecture, whose detail can be
referred to Fig. 2.9). The major difference between the multi-channel CS SAR
ADC and the single-channel CS SAR ADC lie in that the DAC array needs to si-
multaneously sample 4-channel input signals. This simultaneous operation also
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simplifies the SAR logic, which can be easily implemented in a synchronous fash-
ion. Besides, a novel low power switching technique is proposed, which not only
preserves the 2-extra bit advantage from [Sanyal and Sun [2014]] but also avoids
the common-mode voltage variation. This section will be mainly focused on these
new techniques’ implementation details.
Figure 3.4: Proposed circuit diagram of a CS-based 12-bit 4-channel SAR ADC.
The switches controlled by the sampling clock, φ1, the calibration signal, ¯cal, and
the digital outputs, d < 11 : 0 >, are labeled in green, blue and red, respectively.
3.4.1 Low Power Switching Without Common-Mode Voltage Variation
A novel low-power switching technique is proposed. Compared to con-
ventional switching technique, the proposed technique is able to give 2 extra bits,
thus reducing the switching power by 4 times assuming the same unit capacitance.
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Fig. 3.5 shows an example with 1-bit DAC array to give 3-bit resolution. The
proposed technique builds upon the switching scheme in [Sanyal and Sun [2014]],
but maintains a constant comparator common-mode voltage by first discharging the
current-bit 2 capacitors to Gnd before launching the comparator (to Vcm for the last
unit capacitor). With the proposed switching technique, a 10-bit DAC array is used
here to achieve 12-bit resolution.
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Yes
No
Yes
No
Vip Vip
Vim Vim
Vcm
Vcm
Vref
Vref
Vip>Vim?
Vref Vcm
Vcm
VcmVref
Vref Vref
Vip-Vim>Vref/2?
Vip-Vim>-Vref/2?
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Vcm
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Vip-Vim>3Vref/4?
Vip-Vim>Vref/4?
Vip-Vim>-3Vref/4?
Vip-Vim>-Vref/4?
Vref
Vcm
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Vref
Vref
Vref
C C
C C
C C
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C C
C C
C C
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C C
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Vcmi = 0.5Vref Vcmi = 0.5Vref Vcmi = 0.5Vref Vcmi = 0.625Vref
Figure 3.5: Proposed switching technique for a 3-bit SAR ADC.
3.4.2 DAC Arrangement
The linearity of a SAR ADC system is limited by the digital-to-analog
(DAC) capacitor mismatch. To deal with this issue, the whole 10-bit DAC array
is divided into two segments which we call the MSB DAC and the LSB DAC (see
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Fig. 3.4). The error induced by the LSB DAC capacitor mismatch is less than the
quantization noise so that it is negligible. Therefore, we only need to calibrate the
MSB DAC capacitor mismatch. The LSB DAC are used to estimate the mismatch
error from the MSB DAC. At the same time, the MSB DAC incorporates a redun-
dant capacitor (24C) whose value is equal to the summation of all the capacitors
in the LSB DAC. This capacitor provides a sufficient redundancy required by the
calibration. It also facilitates the sampling of the input signals, for they only need
to be sampled on the MSB DAC. The LSB DAC is set to sample Vcm.
Fig. 3.6 shows the calibration steps for calibrating the mismatch between
the largest capacitor (29C) and the rest MSB capacitors. For brevity, here we use
-1, 1, and 0 to Vrefn,Vrefp, and Vcm, respectively. As can be seen, {1,-1,-1,-1,-
1,-1,-1} are firstly sampled on the MSB DAC. After sampling, we force the MSB
DAC connected to {-1,1,1,1,1,1,1}. If there is no mismatch for this capacitor, the
comparator’s input voltage should be 0. If there exists mismatch, the comparator’s
input voltage is non-zero, which is further converted to a digital sequence by the
LSB DAC. Based on the calibration equations in [Lee et al. [1984]], we similarly
calibrate other capacitors in the MSB DAC.
3.4.3 4-Channel Sampling
In the sampling phase, all the inputs are sampled on the MSB DAC while
the LSB DAC will sample Vcm. In order to sample 4 channels simultaneously, we
halve the largest capacitor (29C) and evenly distribute the MSB DAC to 4 channels,
which is illustrated in Fig. 3.7. As can be seen, the largest capacitor in MSB (29C)
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Figure 3.6: Calibration steps for the largest capacitor 29C.
is halved into two 28C to sample the 1st and 2nd channel. The next 28Csamples
the 3rd channel and the rest MSB capacitors sample the 4th channel. The number
of channels can also be extended to any exponential value of 2 by further halving
more capacitors. When the bottom-plate sampling switch is closed, the 4-channel
averaging is completed on-the-fly, avoiding the use of integrators required by many
single-channel CS works [Chen et al. [2011, 2012a]; Yoo et al. [2012a,b]].
−
+
           0           0            0
28C 28C 28C 27C 24C 24C 23C 20C 20C
MSB  LSB  
Step 1: 
Figure 3.7: DAC configuration for 4-channel sampling.
By effectively integrating all the blocks into a single SAR ADC, we not only
save power, signal bandwidth and space, but also avoid such problems as timing
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skew, offset mismatch, and gain mismatch among channels. The reason for no
timing skew is that all the channels samplings are controlled by one bottom-plate
sampling switch. The use of one comparator ensures no offset mismatch. Since
the gain mismatch is due to the capacitor mismatch, it can be compensated along
with the capacitor calibration. More importantly, the overall ADC offset can also
be easily calibrated by taking advantage of the inherit multiplication between the
input and the PRBS. We only need to take the mean of the ADC result to get the
offset value, for Vos = mean(~p⊗ ~s+ Vos). Removing offset is necessary to ensure
reconstruction accuracy as otherwise it is turned into large noise by the PRBS.
3.4.4 Synchronous Clock Generation and SAR Logic
Different from the single-channel CS SAR ADC in Chapter 2 which re-
quires 4 time-interleaving phases, the operation timing for a multi-channel CS SAR
ADC is exactly the same as a conventional SAR ADC. All the channels are sampled
simultaneously in the sampling phase φ1. After sampling, all the channels are aver-
aged on-the-fly and conversion phases start. Therefore, the SAR logic can be easily
implemented in a synchronous fashion. Fig. 3.8 shows the timing diagram for the
12-bit 4-channel CS SAR ADC operation. As can be seen, a 4-bit ripple counter is
used to divide the master clock into 16 cycles. The 1st cycle is used for the sampling
phase φ1. lat is a clock signal for the comparator. When it is high, the comparator
starts to make a decision. When it is low, the comparator is reset. After sampling,
the DAC array is redirected to an initial sequence {1,-1,-1,-1,-1,-1,-1} (see Fig. 3.5)
to be ready for the first-bit comparison. The 2nd cycle is used for the DAC settling
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to the initial sequence. The lat signal starts from the 3rd cycle and ends at the 15th
cycle, producing 13 digital outputs, one of which is a redundant bit. The final cycle
Output is used to store the digital outputs. Fig. 3.9 shows the synchronous SAR
logic architecture. Compared to the asynchronous SAR logic architecture in Fig.
2.10, the major difference is that the comparator is clocked by a synchronous lat
signal rather than self-clocked.
D Q
Qb
D Q
Qb
D Q
Qb
D Q
Qb
4-bit ripple counter
Timing diagram
0000
0001 0010~1110 1111
Figure 3.8: Proposed 12-bit 4-channel CS SAR ADC timing diagram.
3.5 Measurement Results
The proposed 12-bit 4-channel CS SAR ADC was fabricated in a 0.13 µm
CMOS process, occupying an area of 0.39 mm2. Fig. 3.10 shows its die photo and
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Figure 3.9: Synchronous SAR logic architecture.
layout. The chip is designed at a power supply of 0.8 V and a sampling frequency
of 1 MS/s. The total DAC capacitance is 2.1 pF × 2 with a unit capacitor of 2
fF. The chip is tested in two modes: the Nyquist mode and the CS mode. In the
Nyquist mode, the PRBS is set to be always 1. The SAR ADC itself performance is
measured. In the CS mode, the PRBS is generated from an external FPGA and fed
into the chip after level shifting. To completely demonstrate the CS performance
of the chip, two classes of input scenarios are investigated: 1) all the channels
are independent and 2) all the channels are highly correlated. In scenario 1), both
discrete-tone signals and real-word speech signals are tested. In scenario 2), both
discrete-tone signals and real-world ECG signals are tested. The effectiveness of
the SOMP algorithm is demonstrated. We conclude this section with a performance
comparison between the 4-channel CS SAR ADC work and prior single-channel
CS works.
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Figure 3.10: Chip die photo and layout.
3.5.1 Nyquist-Mode Measurement Results
To verify the performance of the SAR ADC itself, we first do not apply any
PRBS and set all ~pm to be 1. With all the channels sharing the same input signal, the
4-channel CS SAR ADC works the same as a conventional SAR ADC. Fig. 3.11(a)
shows that the measured SFDR and SNDR are 76 dB and 66 dB respectively up
to the Nyquist rate. Fig. 3.11(b) shows the SFDR & SNDR trend with different
input amplitudes. To show the capability of the ADC to sense 4-channel input
signals simultaneously, Fig. 3.12 shows the measured output spectra when inputting
a 100.016 kHz, 200.016 kHz, 300.016 kHz, and 400.016 kHz -3 dBFS sinusoidal
wave to each channel, respectively. Since the ADC output is the averaged value of
the four channels, its spectra should contain 4 tones at these frequencies, each of
which is around -15 dBFS. Operating at 0.8 V and 1 MS/s, the ADC consumes 34
µW power in total. Fig. 3.13 shows its detailed power breakdown. As can be seen,
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around 74% power comes from the digital portion, which can be greatly reduced
by process scaling. Combining all the metrics, the ADC achieves a FoM of 20.4
fJ/conversion-step in the Nyquist-mode.
3.5.2 CS-Mode Measurement Results
Next, we apply PRBS and test the chip in CS mode. Fig. 3.14 shows the
block diagram of the test bench. The 4-channel input signals come from four ar-
bitrary waveform generators (AWG). The 4-channel PRBSs come from the FPGA.
A logic analyzer captures the chip digital outputs and send them to a PC where all
channel signals are reconstructed. We have also recorded live demonstrations that
show how we test the performance of the ADC and perform the reconstructions of
single-tone signals, multi-tone signals, and music signals. The video can be found
in the following link: http://youtu.be/AWraL5m-X9A.
3.5.2.1 Discrete-Tone Signals
First, discrete-tone signals consisting of multiple sinusoidal waveforms at
different frequencies are used to measure the maximum sparsity the CS SAR ADC
can deal with. Since the CS SAR ADC has four channels, we define the total
channel occupancy as
∑4
m=1Km/(N/2), where Km is the number of frequencies
the mth-channel signal has and N is the length of PRBS. Here we use 4-channel
512-length PRBSs. To simplify the testing, we let each channel possess the same
number of frequencies. In scenario 1) when all-channel signals are independent,
the frequency values of each channel signal are randomly generated. With differ-
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Figure 3.11: Measured ADC performance without PRBS. (a) SFDR & SNDR vs.
input frequency, and (b) SFDR & SNDR vs. input amplitude.
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Figure 3.12: Measured output spectra when inputting a 100.016 kHz, 200.016 kHz,
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Figure 3.13: Power breakdown.
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Figure 3.14: Test bench diagram.
ent channel occupancies and reconstruction algorithms, we measure the 4-channel
average post-reconstruction SNDR. Two convex optimization methods (CVX and
SL0) and two greedy algorithms (OMP and CoSaMP) are tested [Kim et al. [2012]].
For greedy methods, Kmax for each channel is set to be 100. As shown in Fig. 3.15,
CVX and SL0 achieve the peak SNDR of 66 dB and the max occupancy of 41%
(26 tones per channel), respectively. Fig. 3.16 shows the measured time-domain
and frequency-domain results of the input signals sm and reconstructed signals ∗sm
via the SL0 method in the single-tone case and 26-tone case, respectively.
To demonstrate the effectiveness of the SOMP algorithm, we also test sce-
nario 2) when all channel signals are highly correlated. To simplify the testing, we
let all the channels share the same signal. With different channel occupancies, the
measured 4-channel average post-reconstruction SNDR is shown in Fig. 3.17. As
can be seen, for highly-correlated input signals, SOMP shows much better perfor-
mance than OMP, achieving the max occupancy of 33% (21 tones per channel).
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Figure 3.15: Measured post-reconstruction SNDR with different total channel oc-
cupancies and reconstruction algorithms when all channel signals are independent.
3.5.2.2 Real-World Sparse Signals
Besides discrete-tone signals, we also test the capability of the chip to con-
vert real-world sparse signals. First we use the 3 Frank lead ECG results from
the PTB diagnostic ECG database. Sampled at 1 kS/s, the 3-lead ECG signals are
fed into three input channels of the chip. Since multi-lead ECG signals are highly
correlated, we use the SOMP algorithm to reconstruct them. Fig. 3.18 shows the
reconstitution results in time domain. Fig. 3.19 shows the reconstitution results in
frequency domain. Note that Kmax for each channel is set to be 100 in the SOMP
method. Therefore, in the half DFT spectrum, the reconstructed signals ∗sm only
contain 50 non-zero entries, which matches relatively well with the largest 50 en-
tries of the input signals’ spectrum. According to the equation (2.12), the SRERs
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Figure 3.16: Measured time-domain (left) and frequency-domain (right) results of
the input signals sm (blue) and reconstructed signals ∗sm (red) via the SL0 method
in the single-tone case (upper) and 26-tone case (lower).
for each channel are 12.5 dB, 12.8 dB and 9.3 dB.
To investigate the scenario when all channel signals are independent, we
also test 4-channel 1s-long speech signals from different sources. At a sampling
rate of 16 kHz, the total length of 1-channel speech signal is 16000. To reduce
the computation complexity, the ADC output is divided into multiple 512-length
frames, each of which individually conducts the CS process. All the frames are
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Figure 3.17: Measured post-reconstruction SNDR with OMP and SOMP when all
channel signals are highly correlated.
50% overlapped with each other and windowed to smooth the edges. Fig. 3.20
demonstrates their reconstruction results via the SL0 method. Except weak signals
beyond 4 kHz buried in the noise floor, sˆm match well with sm. According to the
equation (2.12), the SRERs for each channel are 14.5 dB, 12.1 dB, 14.3 dB and
14.1 dB.
Since the proposed ADC can simultaneously convert 4 channels, its power
per channel is only 1/4 of the total power, leading to an effective FoM per channel
of 5.1 fJ/conversion-step. This 4-time power saving is enabled by CS. Table 3.1
summarizes the chip performance. Since our work is the first to demonstrate chip
measurement results for CS based multi-channel ADCs, Table 3.1 makes a com-
parison with prior single-channel CS works. As can be seen, our work achieves
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Figure 3.18: Measured time-domain results of 3 Frank lead ECG signals via the
SOMP method. sm (blue) are the input signals, ∗sm (red) are the reconstructed
signals, and ∗sm-sm (black) are their differences.
at least 20 dB higher post-reconstruction SNDR (SNDRPR) and 14-times better
FoM. With the capability of converting multi-channel signals simultaneously, our
work can also deal with a much higher bandwidth occupancy than other works.
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Figure 3.20: Measured time-domain (left) and frequency-domain (right) results of
the 4-channel 1s-long speech signals via the SL0 method. sm (blue) are the input
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Table 3.1: Comparison with state-of-the-art CS works
Design [Gangopadhyay
et al. [2014]]
[Trakimas
et al. [2013]]
This work
CMOS technology [nm] 130 90 130
ADC performance
Supply [V] 0.9 0.9 0.8
Sampling rate [MS/s] 0.002 5.5 1
Resolution [bit] 10 10 12
SNDR [dB] 40.6 57.6 66
ENOB [bit] 6.5 9.3 10.7
Post-reconstruction performance (Compression ratio (CR) = 4)
Peak SNDRPR [dB] 40.6 43 66
Peak ENOBPR [bit] 6.5 6.9 10.7
Max occupancy 5% 4% 41%
Power [µW] 1.8 175 34
Area [mm2] 6 0.15 0.39
FoMCS[fJ/step] 9900 73.3 5.1
FoMCS = Power/2
ENOBPR/fs/CR
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Chapter 4
Noise Shaping SAR ADC
4.1 Background
For medium-resolution applications, SAR ADC is of great popularity due to
its high power efficiency in nanometer technology. However, as the target resolution
goes beyond 10-bit, its efficiency quickly diminishes due to its tight requirement
on comparator noise. Moreover, the exponentially increasing capacitor DAC array
not only costs large chip area and power, but also makes it difficult to drive. For
high-resolution application, ∆Σ ADC is a more widely-used architecture. Taking
advantage of oversampling and noise shaping, it can use a low-resolution quantizer
to reach high resolution. Nevertheless, it requires OTAs which are power hungry
and scaling unfriendly.
Recently, there have been emerging efforts in the research community trying
to develop hybrid ADC architectures that combine the merits of SAR and ∆Σ ADCs
[Fredenburg and Flynn [2012]; Chen et al. [2015]]. The first noise-shaping (NS)
SAR ADC is published in [Fredenburg and Flynn [2012]], whose architecture is
shown in Fig. 4.1. As can be seen, it still needs an active OTA-based integrator
to realize a 1st-order noise transfer function (NTF) zero at 0.64. It also requires a
FIR DAC that introduces extra noise and increases chip area. Later, a fully-passive
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1st-order NS SAR ADC is published in [Chen et al. [2015]]. As shown in Fig.
4.2, it obviates the need for any OTA, but its noise-shaping performance is very
limited, as its NTF zero is located at 0.5 rather than 1. Moreover, its input signal
is attenuated by 2 times during normal conversion, leading to the 6-dB penalty in
SNR or quadrupled analog power for the same SNR. In addition, it requires 2-time
more capacitance, increasing chip area.
Figure 4.1: Noise shaping SAR ADC architecture proposed in [Fredenburg and
Flynn [2012]].
By contrast, this chapter proposes a novel NS SAR architecture that is sim-
ple, robust, and low power. Similar to [Chen et al. [2015]], it does not require any
OTA, and it realizes a NTF zero at 0.75, which is the closest to 1 and achieves the
best noise shaping result compared to [Fredenburg and Flynn [2012]] (z = 0.64)
and [Chen et al. [2015]] (z = 0.5). Fig .4.3 compares the NTF magnitude with
zeros at 0.5, 0.64 and 0.75. As can be seen, z = 0.75 achieves around 3 dB more
in-band attenuation than z = 0.64 and 6 dB more in-band attenuation than z = 0.5.
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Figure 4.2: Noise shaping SAR ADC architecture proposed in [Chen et al. [2015]].
Furthermore, the proposed architecture does not cause any signal attenuation, and
requires less capacitance than [Chen et al. [2015]]. More importantly, it can be
easily extended to 2nd-order noise shaping. To our best knowledge, our work is the
first to propose a fully-passive 2nd-order NS SAR ADC architecture in the literature.
The proposed NS SAR ADC altogether shapes the quantization noise, comparator
noise, and DAC noise with minimum modification to the original SAR ADC. It al-
lows the use of a low-resolution DAC and relaxes the requirement on comparator
noise, making it possible to reach high-resolution and high-power efficiency simul-
taneously.
This chapter is organized as follows. First, the proposed NS SAR ADC
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Figure 4.3: NTF magnitude comparisons with zeros at 0.5, 0.64 and 0.75.
architecture for 1st-order noise shaping is introduced and analyzed. Second, with
the design fabricated in a 0.13 µm CMOS process, the chip measurement results
are demonstrated. Third, the proposed 1st-order NS SAR ADC is extended to 2nd-
order. To validate its effectiveness, a 2nd-order NS SAR ADC is designed in a 40
nm CMOS process. The chapter concludes with its SPICE simulation results.
4.2 Proposed 1st-Order NS SAR ADC Architecture
Fig. 4.4 shows the architecture of the proposed 1st-order NS SAR ADC.
Compared to conventional SAR operation, two more clock cycles, φns0 and φns1
are added. Before φns0 cycle, the SAR ADC does the normal conversion. Differ-
ent from [Chen et al. [2015]], there is no capacitor connected to Vres node during
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normal conversion, and thus, the signal attenuation problem is avoided. To realize
1st-order noise shaping, the key is to integrate the residual voltage Vres and feed it
back to the comparator input. During φns0 cycle, a small capacitor, C2 = C/3 is
merged with the DAC capacitor, C1 = C, to get the residue voltage, Vres. At the
end of φns0 cycle, C2 will carry 0.75Vres. In the following φns1 cycle, C2 dumps its
charge onto another capacitor, C3 = C, effectively realizing a passive integration.
The voltage integrated on C3 is labelled as Vint, which is fed back to the compara-
tor input. Now the comparator has 2-path inputs, one of which is connected to Vres
while the other is connected to Vint. However, there is a limitation with passive in-
tegration that only a fraction of Vres is integrated, which degrades the noise shaping
performance. It seems that OTAs are still required to provide a gain to compensate
the attenuation of Vres. Fortunately, as the comparators result is a 1-bit sign, what is
required here is only a relative gain between Vint and Vres, which can be realized by
simply sizing the comparator input transistors correspondingly. As shown in Fig.
4.4, to provide a gain of 4 on Vint path for a proper NTF, we size its corresponding
input transistors 4 times larger than the Vres path. The cost is that the total noise
from the comparator input pair increases by about 4 times when referred to the Vres
path. Fortunately, the in-band comparator noise will be significantly attenuated due
to noise shaping. After φns1 cycle, the charge on C2 is cleared in next φs cycle to be
ready for getting the new residual voltage. In real implementation, a mode signal is
used to pull down Vint to ground so that the SAR ADC can be easily reconfigured
to the conventional mode in case of Nyquist-rate applications. Additionally, fore-
ground calibration on DAC mismatch can also be conducted in the Nyquist mode.
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Figure 4.4: Proposed 1st-order NS SAR ADC architecture.
To provide a better understanding of the proposed NS SAR architecture,
Fig. 4.5 shows the general signal flow diagram assuming C1 = C3 = C, C2 =
a/(1 − a)C, and the integration path gain of g. As can be seen from the derived
NTF in Dout equation, there is a zero located at (1 − a) and a pole located at
(1 − a)(1 − ga). When g = 1/a, the pole is gone and only left is the zero. As
mentioned earlier, in this design, we choose a = 1/4 and g = 4, giving a NTF of
(1−0.75z−1). We can also choose g > 4 to get a negative pole which helps improve
NS performance. However, since the comparator noise (or power) increases with
the value of g, the overall benefit is limited. With a = 1/4, C2 value is C/3
and consequently only 4/3 times more capacitors are required for the 1st-order NS.
Note that the NTF is completely set by component ratios a and g, and thus, is
insensitive to PVT variations. To ensure stability, the pole needs to be within the
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unit circle. The stability condition is shown in Fig. 4.5. Given that the current
stability condition is 4/3 < g < 28/3, g = 4 determined by the comparator input
transistor ratio is very far from the unstable boundary. Therefore, the proposed NS
SAR architecture is highly robust.
2-path comparator
Passive 
integrator
z-domain passive integration result:
z-domain transfer function:
Stability condition:
Figure 4.5: General signal flow diagram of the proposed 1st-order NS SAR ADC
assuming C1 = C3 = C, C2 = a/(1− a)C, and the integration path gain of g.
With g = 1/a, Fig. 4.6 further investigates the non-ideal effects including
thermal noises and DAC mismatch errors in the flow. n1 is the kT/C sampling noise
which directly adds to the input signal. n2 is the noise voltage on C2 at the end of
φns0 while n3 is the noise voltage on C3 at the end of φns1 . Fig. 4.6 also shows the
noise power for n2 and n3. With a = 1/4, n2 = 9kT/4C and n3 = kT/4C. As
shown in the Dout equation, n1 and n2 directly pass through without being shaped,
but n3 is 1st-order shaped. The comparator noise n4, the DAC noise n5, and the
quantization noise Q are added at the same location, altogether shaped to the 1st-
order.
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2-path comparator
unshaped noise
1st-order shaped noise
DAC mismatch error
Passive 
integrator
Figure 4.6: Non-ideal effects in the proposed 1st-order NS SAR ADC.
Another interesting merit of the proposed NS SAR ADC is its simplified
digital DAC mismatch calibration. For conventional multi-bit ∆Σ ADCs, in order
to completely remove the DAC mismatch error in the digital domain, we need to
accurately extract not only the DAC mismatch percentage but also the DAC mis-
match error transfer function (ETF), as the ETF may not be exactly 1 due to PVT
variations. As a result, special techniques such as inserting a binary pseudo-random
test signal [Kauffman et al. [2014]] are required to measure the ETF. By contrast,
the ETF in the NS SAR ADC is always 1 for any NTF under any PVT variation.
The key reason is that the quantizer and the feedback DAC use the same capaci-
tor array in a NS SAR ADC. It is different from conventional multi-bit ∆Σ ADCs
whose DAC and quantizer are unrelated. As shown in Fig. 4.6, ε1 represents the
quantizer error due to capacitor mismatch, and ε2 represents the feedback mismatch
error. Since they are from the same origin in the NS SAR, it is easy to derive that
ε2(z)=-ε1(z). As a result, the ETF is 1 regardless of the values of a and g (see the
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Figure 4.7: Chip die photo and layout.
eqn. in Fig. 4.6). Even though there exist capacitor mismatches, it is equivalent to
a NS SAR that uses a non-binary DAC array. As long as the capacitor mismatches
are estimated, we can fully remove them in the digital domain. In this design, we
reconfigure the NS ADC in the conventional Nyquist SAR mode at first and apply
classic foreground calibration techniques to [Lee et al. [1984]] estimate the DAC
mismatch errors.
4.3 Chip Measurement Results for The Proposed 1st-Order NS
SAR ADC
As a proof of concept, a prototype 1st-order NS SAR ADC is fabricated in
a 0.13 µm CMOS process. Fig. 4.7) shows it die photo and layout. The core area
is 0.13 mm2. The DAC array is 10-bit with a total capacitance of 2.1 pF×2 and a
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Figure 4.9: Measured output spectra.
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unit capacitance of 2 fF. The sampling frequency is 2 MS/s. At 1.2 V supply, the
chip consumes 60 µW power, 63% of which comes from the digital portion. Fig.
4.8 shows the detail power break down. Fig. 4.9 shows the measured output spectra
with a 95.37KHz, -2dBFS sinusoidal input. At an OSR of 8, SNDR and SFDR
are 74dB and 95dB, respectively. Fig. 4.10 shows the measured SNR/SNDR with
different input amplitudes. Fig. 4.11 shows the measured SNDR/Schreier FoM
(FoMS) trend with different OSRs. As shown in Fig. 4.11(a), with OSR doubled,
SNDR increases by 6dB which matches the NTF of (1 − 0.75z−1). Therefore,
according to the equation (1.2), the FoMS increases by 3dB with OSR doubled. As
shown in Fig. 4.11(b), when OSR is 8, the chip achieves a FoMS of 167 dB.
Table 4.1 summarizes the chip performance and compares it with previous
NS SAR ADC works. As can be seen, this work reaches the highest ENOB and the
best Schreier FoM in an older process. Since the proposed NS SAR architecture
is nearly as simple as a conventional SAR ADC, its power will be greatly reduced
with the CMOS scaling.
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Figure 4.10: Measured SNR/SNDR with different input amplitudes.
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Figure 4.11: With different OSRs: (a) Measured SNDR and (b) Schreier FoM.
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Table 4.1: Comparison with state-of-the-art CS works
Design [Fredenburg and
Flynn [2012]]
[Chen et al.
[2015]]
This work
Technology (nm) 65 65 130
Supply (V) 1.2 0.8 1.2
Resolution (bit) 8 8 10
Sampling rate (MS/s) 90 50 2
OSR 4 4 8
Bandwidth (MHz) 11 6.25 0.125
Power (µW) 806 120.7 61
SNDR (dB) 62 58 74
ENOB (bit) 10 9.35 12
FoMS (dB) 163 165 167
FoMS = SNDR + 10log10(BW/Power)
4.4 Proposed 2nd-Order NS SAR ADC Architecture
The proposed 1st-order NS SAR ADC architecture can also be extended to
2nd-order, whose architecture is shown in Fig .4.12. As can be seen, compared to
1st-order NS SAR ADC, 2nd-order NS SAR ADC requires one more integrating
capacitor C4 = C, one more 16× input path to the comparator and one more noise
shaping cycle φns2 . After the small capacitor C2 dumps Vres onto C3 during φns1 ,
C2 further dumps the new voltage Vint1 onto C4. The integrated voltage on C4 is
labelled as Vint2 , which is connected to the 16X comparator input path. Unlike
the 1st-order architecture in Fig. 4.4, we do not directly adding the noise shaping
cycles φns1 and φns2 after φns0 . Instead, φns1 and φns2 are moved to the front of the
whole period so that the SAR ADC speed is not slowed down. As can be seen, φns1
happens at the same time as the sampling cycle φe and φns2 happens in the next
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cycle which is also used for the initial DAC settling in a conventional SAR ADC.
Referred to Fig. 3.8, φns0 can also be used for the Output cycle to store the digital
outputs. Therefore, the 2nd-order NS SAR ADC can work as fast as a conventional
SAR ADC.
cross-coupled inverters
1X 4X
3-path comparator
K-1 K
16X
Figure 4.12: Proposed 2nd-order NS SAR ADC architecture.
Fig. 4.13 shows the general signal flow diagram assuming C1 = C3 = C4 =
C, C2 = a/(1−a)C, the 1st integration path gain of g1 and the 2nd integration path
gain of g2. Although Dout equation looks quite complicated now, with g1 = 1/a
and g2 = 1/a2, Dout equation can be simplified to only contain two zeros located at
the same location (1− a). With a = 1/4, we can get g1 = 4 and g2 = 16, giving a
2nd-order NTF of (1− 0.75z−1)2.
With g1 = 4 and g2 = 16, Fig. 4.14 investigates the non-ideal effects
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z-domain transfer function: 
Figure 4.13: General signal flow diagram of the proposed 1st-order NS SAR ADC
assuming C1 = C3 = C4 = C, C2 = a/(1 − a)C, the 1st integration path gain of
g1 and the 2nd integration path gain of g2.
including thermal noises and DAC mismatch errors in the flow. n1 is the kT/C
sampling noise which directly adds to the input signal. n2 is the noise voltage on
C2 at the end of φns0 while n3 is the noise voltage on C3 at the end of φns1 . n4 is
the noise voltage on C2 at the end of φns1 while n5 is the noise voltage on C4 at the
end of φns2 . Fig. 4.14 also shows the noise power for n2, n3, n4, and n5. As shown
in the Dout equation, n1 directly pass through without being shaped. One part of n2
is not shaped while the other part of n2 is 1st-order shaped with n4. n3 and n5 are
2nd-order shaped. The comparator noise n6, the DAC noise n7, and the quantization
noise Q are added at the same location, altogether shaped to the 2nd-order.
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Figure 4.14: Non-ideal effects in the proposed 2nd-order NS SAR ADC.
4.5 SPICE Simulation Results for The Proposed 2nd-Order NS
SAR ADC
To validate its effectiveness, a prototype 2nd-order NS SAR ADC is de-
signed in a 40 nm CMOS process. The DAC array is 9-bit. To reduce the in-band
thermal noise and achieve a higher ENOB, we increase the unit capacitance value
by around 4 times compared to the 1st-order NS SAR ADC design, giving a total
capacitance of 4.1 pF×2. The sampling frequency is 10 MS/s. At 1.1 V supply,
the design consumes 95 µW power. Note that the digital power usually increases
by 3-4 times after chip fabrication due to routing parasitic capacitances. For fair
comparison, we increase the digital power by 4 times and show the detailed power
break down in Fig. 4.15.
Fig. 4.16 shows the simulated 256-point DFT output spectra with a 117 kHz
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(3/256 × 10 MHz) full-scale sinusoidal input. At an OSR of 16, SNDR and SFDR
are 87.7dB and 90.4dB, respectively. Fig. 4.17 shows the simulated SNDR/Schreier
FoM (FoMS) /Walden FoM (FoMW ) trend with different OSRs. As shown in Fig.
4.17(a), with OSR doubled, SNDR increases by 10dB which matches the NTF of
(1 − 0.75z−1)2. Fig. 4.17(b) shows that the chip achieves a FoMS of 181 dB and
FoMW of 12.5 fJ/conversion-step.
Table 4.2 summarizes the design performance and compares it with the 1st-
order NS SAR ADC design and state-of-the-art ∆Σ ADC work. As can be seen,
by 2nd-order noise shaping, a 9-bit SAR ADC is able to achieve 14-bit ENOB at an
OSR of 16. Compared to the 1st-order NS SAR ADC design, the 2nd-order design
improves the FoMS by 14 dB and reduces the FoMW by 4.8 times. According to
[de la Rosa et al. [2015]], [Sukumaran and Pavan [2014]] is one of the best ∆Σ
ADC works in the literature which gives the highest FoMS of 182.3 dB. However,
its ADC power is dominated by analog power, which is not amenable to the scaling.
Based on (1.2), with the supply voltage doubled, assuming the same current the ana-
log power doubles, reducing the FoMS by 3 dB. At the same time, the signal power
increases by 4 times, increasing SNDR by 6 dB. Therefore, a high power supply
in an old process actually helps improve the FoMS . Nevertheless, the FoMW will
not be improved, for the doubled power causes a 6 dB reduction rather than 3 dB.
By contrast, our work achieves both high FoMS and low FoMW , proving that the
proposed 2nd-order NS SAR ADC is able to reach high-resolution and high-power
efficiency simultaneously. Besides, since the proposed design is almost simple and
fast as a conventional SAR ADC, it also achieves a much wider bandwidth and
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occupies a much smaller area than [Sukumaran and Pavan [2014]].
Ref
Comp
Digital
0 10 20 30 40 50 60 70 80
Power (uW)
42 uW
33 uW
80 uW
Figure 4.15: Power breakdown.
0.01 0.1
-120
-100
-80
-60
-40
-20
0
Full scale @117 kHz
OSR = 16, BW = 312.5 kHz
SNDR = 87.7 dB
 SFDR = 90.4 dB 
N
or
m
al
iz
ed
 a
m
pl
itu
de
 (d
BF
S)
Normalized frequency (f/fs)
40 dB/Dec
Figure 4.16: Simulated output spectra.
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Table 4.2: Performance summary and comparison
Design 1st-order NS
SAR ADC
2nd-order NS
SAR ADC
[Sukumaran and
Pavan [2014]]
Technology (nm) 130 40 180
Supply (V) 1.2 1.1 1.8
Resolution (bit) 10 9 1
Sampling rate (MS/s) 2 10 6.144
OSR 8 16 128
Bandwidth (kHz) 125 312.5 24
Power (µW) 61 155 280
SNDR (dB) 74 87.7 98.2
ENOB (bit) 12 14.3 16
FoMS (dB) 167 181 182.3
FoMW (fJ/step) 59.6 12.5 88
FoMS = SNDR + 10log10(BW/Power)
FoMW = Power/2
ENOB/2/BW
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Chapter 5
Conclusion
This thesis mainly presents two techniques to improve the performance of
a SAR ADC. One is compressive sensing (CS), which can be used to reduce the
sampling rate and power of a SAR ADC. The other is noise shaping (NS), which
can be used to increase the resolution of a SAR ADC.
To validate the effectiveness of CS, two chips are fabricated. Chip 1 is a
single-channel CS SAR ADC architecture for low-power wireless sensors. Com-
pared to previous CS works, the proposed CS SAR ADC does not require dedicated
CS encoders and directly embeds random demodulation into a conventional SAR
ADC. The circuit architecture only needs minor modification to a SAR ADC ar-
chitecture and it can be easily reconfigured between the Nyquist mode and the CS
mode. In the CS mode, the CS SAR ADC quantizes the average result of every
four samples, thus reducing the ADC power by four times. To our best knowl-
edge, this work provides the first fully-passive hardware realization of a random-
demodulation-based CS framework. Chip 2 is a multi-channel CS SAR ADC capa-
ble of converting four-channel signals simultaneously at the Nyquist of one chan-
nel. The hardware cost is almost as simple as a single SAR ADC. When all channel
signals are highly correlated, the signal reconstruction complexity can be greatly
92
reduced. To our best knowledge, this work is the first to demonstrate chip mea-
surement results for CS based multi-channel ADCs. At 0.8 V and 1 MS/s, both
chips achieve an effective Walden FoM of around 5 fJ/conversion-step in a 0.13 µm
CMOS process. The ADC power is dominated by the digital power, which can be
further reduced with the technology scaling.
To validate the effectiveness of NS, a 1st-order NS SAR ADC is fabricated
in a 0.13 µm CMOS process. The proposed NS SAR ADC architecture is sim-
ple, robust and low power. Through a passive integrator and a 2-path comparator,
quantization noise, comparator noise and DAC noise are shaped with a NTF of
(1− 0.75z−1). Unlike conventional multi-bit ∆ΣADCs, both the NTF and the ETF
of DAC mismatches are immune to PVT variations. At 1.2 V and 2 MS/s, the chip
consumes 61 µW power. SNDR increases by 6 dB with OSR doubled. At an OSR
of 8, SNDR is 74dB and the Schreier FoM is 167 dB. The 1st-order NS SAR ADC
can also be easily extended to 2nd-order noise shaping by adding one more pas-
sive integrator and one more path to the comparator. A 2nd-order NS SAR ADC
is designed and simulated in a 40 nm CMOS process. To our best knowledge, this
work is the first fully-passive 2nd-order NS SAR ADC in the literature. Consid-
ering 4-time increase of the digtial power after fabrication, the design can achieve
a Schreier FoM of 181 dB and a Walden FoM of 12.5 fJ/conversion-step within a
bandwidth of 312.5 kHz, truly realizing high resolution and high power efficiency
simultaneously. The design is to be fabricated in the near future.
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Appendix 1
List of Publications
1.1 Patents
1. Nan Sun and Wenjuan Guo. Fully-passive reconfigurable noise-shaping
SAR ADCs. Filed for U.S. provisional patent protection on 11/04/2015.
1.2 Published Papers
1. Wenjuan Guo, Youngchun Kim, Ahmed Tewfik, and Nan Sun. Ultra-low
power multichannel data conversion with a single SAR ADC for mobile sens-
ing applications. In IEEE Custom Integr. Circuits Conf., pages 14, Sept 2015.
2. WenjuanGuo, Tsedeniya Abraham, Steven Chiang, Chintan Trehan, Masahiro
Yoshioka, and Nan Sun. An area-and power-efficient Iref compensation tech-
nique for voltage-mode R − 2R DACs. IEEE Trans. Circuits Syst. II, Exp.
Briefs, 62(7):656-660, Jul. 2015.
3. Wenjuan Guo, Youngchun Kim, Arindam Sanyal, Ahmed Tewfik, and Nan
Sun. A single SAR ADC converting multi-channel sparse signals. In IEEE
Int. Symp. Circuits Syst., pages 22352238, May 2013.
4. Youngchun Kim, Wenjuan Guo, B.Vikrham Gowreesunker, Nan Sun, and
Ahmed H. Tewfik. Multi-channel sparse data conversion with a single analog-
to-digital converter. IEEE J. Emerg. Sel. Topics Circuits Syst., 2(3):470481,
Sept. 2012.
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1.3 Submitted Papers
1. Wenjuan Guo and Nan Sun. A 9.8b-ENOB 5.5fJ/conversion-step fully-
passive compressive sensing SAR ADC for low-power wireless sensors. sub-
mitted to 2016 IEEE Symp. VLSI Circuits Dig..
2. WenjuanGuo, Gang Yuan and Nan Sun. A 12b-ENOB 61µW Noise-Shaping
SAR ADC with a Passive Integrator. submitted to 2016 IEEE Symp. VLSI
Circuits Dig..
1.4 Papers in Preparation
1. Wenjuan Guo and Nan Sun. A 9.8b-ENOB 5.5fJ/conversion-step fully-
passive compressive sensing SAR ADC for low-power wireless sensors. (Jour-
nal)
2. Wenjuan Guo and Youngchun Kim, Ahmed Tewfik, and Nan Sun. Ultra-low
power multi-channel data conversion with a single SAR ADC for wireless
sensing networks. (Journal)
1.5 Miscellaneous
1. Wenjuan Guo, Youngchun Kim, Ahmed Tewfik, and Nan Sun, 2015 ISSCC
Student Research Preview session.
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